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Over the past few decades, scaling of Si transistors have contributed to 
advances in semiconductor technology. Further improvements in the drive current 
of Si transistors will soon be hindered by the fundamental limits imposed by the 
material properties of Si. InGaAs is a potential n-channel material for future high-
performance CMOS applications for sub-11 nm technology nodes. This is mainly 
due to its low electron effective mass (m*) and high electron mobility. However, 
several technical challenges related to the lack of source/drain (S/D) contact 
technology compatible with Si CMOS and heterogeneous integration of InGaAs 
transistors on Si have to be overcome in order to take full advantage of its high 
mobility benefit. Even if these problems are addressed, physical limitations of the 
conventional metal interconnects are among other problems to be solved.  
In this thesis, self-aligned metallization of InGaAs analogous to 
silicidation is explored. The reaction of Co and Ni with InGaAs to form M-
InGaAs (M = Co or Ni) ohmic contact to n-type InGaAs was investigated. 
Selective wet etching process for the removal of Co or Ni over M-InGaAs was 
also developed. InGaAs n-MOSFETs with self-aligned M-InGaAs S/D were 
successfully demonstrated. The transistors exhibit good electrical characteristics. 
The results verify that silidice-like metallization concept can be adopted for 
InGaAs transistors.  
This thesis also addresses challenges related to heterogeneous integration 
of InGaAs transistors on a Si platform. InGaAs n-MOSFETs were successfully 
ix 
 
integrated on GeOI on Si substrate by employing molecular beam epitaxy (MBE) 
through a graded-buffer growth approach. The InGaAs n-MOSFETs on GeOI on 
Si substrate have intrinsic transconductance value that compares very well with 
other reported state-of-the-art InGaAs transistors. This thesis demonstrates the 
feasibility of integrating InGaAs n-MOSFETs on Si substrate. Finally, this thesis 
presents research efforts directed towards realizing electronic-photonic device co-
integration on Si platform as one possible solution to the bandwidth limitation of 
metal interconnect. Some key challenges associated with the co-integration of 
InGaAs-based transistors and lasers on GeOI on Si substrate were addressed. The 
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For the past few decades, the continuous scaling down of Si-based 
complementary metal-oxide-semiconductor (CMOS) devices has enabled higher 
device packing density and on-state current performance. This exponential 
increase in the number of devices in an integrated circuit (IC) over time, enabled 
by the advancement of semiconductor technology, has kept the technology scaling 
trend in line with Moore’s law [1]-[2]. However, with the aggressive scaling of Si 
transistors, further improvements in the on-state current Ion will soon be hindered 
by the fundamental limits imposed by the material properties of Si. Moreover, as 
the transistor gate length (LG) is aggressively scaled to sub-hundred nanometer 
regime, high off-state leakage current (Ioff) also becomes a major concern. The 
high off-state leakage current is contributed by source-to-drain leakage (ISD,leak) 
and gate leakage (IG) as illustrated in Fig. 1.1(a).  
In a transistor with large LG, carriers moving from source to drain see a 
potential barrier ( Bq ) at the source end [black line in Fig. 1.1(b)] that is 
influenced by the gate voltage (VGS) but not the drain voltage (VDS). However, as 



















Fig. 1.1  (a) Schematic illustrating the source-to-drain leakage (ISD,leak) and gate 
leakage (IG) of a transistor. (b) Band diagram across the channel from source to drain of a 
transistor with long (black lines) and short (dashed lines) LG. The drain voltage (VDS) 
affects the potential barrier ( Bq ) at the source end of transistor with small LG, resulting 
in barrier lowering. Ec, EFermi, and Ev  represent the conduction band, Fermi level, and 
valence band, respectively. 
 
the barrier at the source end. This results in a lower barrier seen by carriers 
moving from source to channel [dashed line in Fig. 1.1(b)], also known as drain 
induced barrier lowering (DIBL), which leads to higher ISD,leak for transistors with 
short LG. Hence, as the gate length becomes shorter, the equivalent oxide 
thickness (tox) of the transistor needs to be reduced in order to achieve good gate 
control and suppress ISD,leak. However, scaling of tox can lead to higher IG. 
The Ioff contributes to high standby power consumption (Poff) as expressed 
by 
off off ddP I V  , (1.1) 
where Vdd is the supply voltage. As such, the benefit of scaling is offset by power 
loss due to high Ioff. Fortunately, this tradeoff faced by the scaling of Si transistors 
can be resolved by using an alternative channel material with higher carrier 
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mobility, innovative device architectures, and high-k gate dielectric materials, so 
that Ion can be increased for a given Ioff, or Ioff can be reduced for a given Ion. 
III-V materials such as InxGa1-xAs (also denoted as InGaAs) are very 
attractive as alternative channel materials as they have much higher electron 
mobilities than silicon, due to their very low electron effective mass. The high 
electron mobility of InxGa1-xAs makes it suitable for n-channel metal-oxide-
semiconductor field-effect-transistors (MOSFETs) for future technology nodes. 
The dependence of carrier mobility () in bulk materials on carrier effective mass 





   , (1.2) 
where q is the electronic charge, m  is the mean free time, k is the Boltzmann 
constant, T is the temperature, and m  is the mean free path. Fig. 1.2 shows the 
electron effective mass of InxGa1-xAs as a function of indium concentration [3]. 
Electron mobility increases with higher indium composition due to reduction in 
the electron effective mass. However, to enable successful integration of InxGa1-








































Fig. 1.2  Electron effective mass of InxGa1-xAs versus indium composition [3]. mo 
is the free electron mass. 
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Several key challenges [4] faced in the development of InGaAs MOSFET 
technology include (1) poor interface quality of InGaAs gate stack, (2) issues 
related to the scaling of InGaAs transistors, (3) lack of S/D contact technology 
compatible with Si CMOS, and (4) issues related to heterogeneous integration of 
InGaAs transistors on Si platform (Fig. 1.3). These are elaborated on in the 
following sub-sections. 
 
1.2.1 Poor Interface Quality of InGaAs Gate Stack 
A good gate stack is extremely important for InGaAs MOSFETs in order 
to benefit from the high carrier mobility of the channel material. The traps located 
near or at the interface between the gate dielectric and the channel act as trapping 
and scattering centers, degrading the mobility of carriers in the inversion layer of 
the channel. High interface trap density (Dit) also leads to undesired Fermi level 
pinning, resulting in poor gate control in the MOSFET. 
Fortunately for Si, the quality of the gate stack is not a serious issue 
because of the high quality of the interface between Si native oxide (SiO2) and Si. 






 at the 
SiO2/Si interface [5]-[6]. Unfortunately for III-V materials such as InGaAs, their 
native oxides give rise to poor interface quality and are not suitable as gate 
dielectrics. 
This has spurred intensive efforts to search for a gate dielectric/InGaAs 
stack that is as good as SiO2/Si over the last few decades. The study of high-
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k/InGaAs interfaces involving high-k dielectrics such as Gd2O3 [7], Ga2O3 [8]-[9], 
Al2O3 [10]-[11], HfO2 [12], ZrO2 [13], ZrO2/LaAlOy [14], and Si3N4 [15] has been 
extensively reported. The use of passivation or interfacial layer techniques, such 
as sulfur passivation [16], phosphorus nitride passivation [17], InP interfacial 
layer [18], and Si interfacial layer [19]-[20] has also been well investigated. The 
purpose of the passivation or interfacial layer is to eliminate possible InxGa1-xAs 







[16]-[22] reported so far is still considered too high. Further 
research on gate stack technology for InGaAs will be highly valuable, but will not 
be further discussed as the focus of this thesis is on the challenges outlined in sub-
sections 1.2.3 and 1.2.4. 
 
1.2.2 Issues Related to The Scaling of InGaAs Transistors 
III-V transistors are projected to replace Si n-MOSFETs at the sub-11 nm 
technology nodes. As such, the scaling of III-V transistors needs to be as good as 
that of Si transistors. Issues such as short-channel effects (SCEs), which include 
DIBL, need to be effectively addressed for III-V transistors. Advanced device 
architectures such as ultra-thin body (UTB) and multi-gate device structures for 
InGaAs transistors have been proposed and used to counter these issues. The UTB 
structure can be used to suppress the source-to-drain leakage current by the 
insertion of a barrier layer below the ultra-thin channel layer [23]. The barrier 
layer can be a III-V material with a wide bandgap [23] or an insulator [24]. The 
multi-gate structure, on the other hand, can be used to obtain better gate control to 
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suppress SCEs, lower the source-to-drain leakage current, and increase the 
volume of the inversion layer in the channel. To date, many InGaAs transistors 
with advanced structures have been successfully demonstrated [25]-[30]. The 
successful realization of InGaAs transistors with advanced device structures will 
enable their adoption in future technology nodes. 
 
1.2.3 Lack of S/D Contact Technology Compatible with Si CMOS 
Whether InGaAs transistors will be adopted in future CMOS technology 
also depends on the achievement of high on-state drive current performance at Vdd 
lower than 0.5 V, and this requires low S/D series resistance. It is also desirable, 
from a manufacturing cost effectiveness viewpoint, for InGaAs S/D technology to 
be compatible with Si CMOS process. 
Fig. 1.4 shows the contribution of S/D series resistance (RS/D) to the total 
resistance (RTotal) of an advanced InGaAs transistor at various gate lengths (LG). 
This figure shows that the contribution of RS/D to RTotal becomes significantly 
larger as the transistor is scaled. The large RS/D will become a serious concern if it 
is unoptimized, as it could limit the on-state performance of InGaAs transistors.  
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Fig. 1.4  Plot of RS/D/RTotal versus gate length LG for an advanced III-V transistor. 
The data point for LG = 50 nm is from the reported experimental data in Ref. [31] taken at 
VDS and VGS of 0.5 V, while the rest of the data points were projected by the author by 
keeping RS/D constant and scaling the channel resistance in proportion to LG. 
 
Most InGaAs MOSFETs reported to date [10],[25],[32]-[35] employ a 
non-self-aligned scheme (Fig. 1.5) where the metal contacts are located a distance 
l away from the channel. The total RS/D is contributed by the resistance of the n-
doped S/D in between the metal contact and the channel region (Rn-doped) and the 
contact resistance (Rc) between the metal contact and the n-doped InGaAs. 
For InxGa1-xAs materials, Si is a common impurity used for n-type doping. 
Using Si as the n-type dopant has several advantages such as low dopant 
activation temperature and low dopant diffusivity [36]-[38]. However, achieving a 
high S/D active doping concentration with conventional ion implantation and 
















Fig. 1.5  Schematic of a InGaAs transistor with non-self-aligned S/D contacts, 
showing the various resistance components in a device. Rc, Rn-doped, and Rchannel are the 
contact resistance, the resistance of the n-doped source or drain, and the channel 
resistance, respectively. xj is the S/D junction depth and l is the distance between the 
contact pad and the channel. 
 
[36]-[38]. For example, introduction of Si in InxGa1-xAs n-MOSFETs by ion 









upon activation for In composition (x) of 0 and 0.53, respectively [37]-[38]. 




 range, the resistance 
of the n-doped InxGa1-xAs between the metal contact pads and the gate can be a 
concern as it contributes significantly to the total S/D series resistance of the 
device. The total S/D series resistance of the device can be expressed by 
/ 2 2 2 2
n dopedc








   
 
, (1.3) 
where c is the contact resistivity between metal contact pad and source (or drain), 
n-doped is the source or drain resistivity, W is the gate width of the transistor, L, LT, 




A highly doped S/D is needed to minimize the S/D series resistance. With 
highly doped n-type InxGa1-xAs, low resistivity S/D regions (n-doped) can be 
obtained, as expressed by  
1 1
n doped






where n and p are the electron and hole mobilities, respectively, and ND and NA 
are the active donor and acceptor concentration, respectively. 
Selective growth of in-situ doped S/D material has been proposed to 
surmount the difficulty in achieving high active doping concentration by dopant 
implant and anneal. InGaAs MOSFETs with raised n
+
-doped S/D formed by 
molecular beam epitaxy (MBE) regrowth [39]-[41] and metal organic chemical 
vapor deposition (MOCVD) selective epitaxial growth [42]-[43] have been 
demonstrated. InP/InGaAs composite channel MOSFETs with n
+
-doped S/D 
regions selectively regrown by metal organic vapor phase epitaxy (MOVPE) have 
also been reported [44]-[45]. These reports show that significantly higher active 




 can be obtained with in-situ doping. 
Two well-studied non-self-aligned metal contacts for n-type InxGa1-xAs 
are AuGe-based metal and PdGe alloy [32]-[35],[46]. AuGe-based contact has 
been the most widely used contact scheme for GaAs-based devices. The main 
advantages of Au-based ohmic contacts are its low specific contact resistivity 
(1×10
-6 ·cm2 on n-type GaAs with doping concentration of 1018 cm-3) and its 
low sheet resistance of ~1 Ω/. The mechanism of the AuGe ohmic contact 
formation is as follows. During the annealing process, Ga reacts with Au to form 
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AuGa while Ge acts as donors when it fills the Ga vacancies. This process forms a 
thin, highly doped n-type layer just below the contact interface [46]. The heavily 
doped layer provides a tunneling path through the Schottky barrier at the interface 
between the metal and the S/D semiconductor. 
However, there are also several drawbacks associated with the Au-based 
contact scheme. The main issue is its lack of thermal stability. The AuGa phases 
formed have a melting point of ~345 C. Degradation of the contact, such as 
morphological and metallurgical changes at its interface with InGaAs, is typically 
observed at temperatures above 350 C. Moreover, Au-based contact is not 
allowed in Si CMOS process as Au contributes deep-level traps in Si devices. 
Nonetheless, this contact scheme is still widely employed in InxGa1-xAs devices 
[32]-[34]. 
Pd-based contact was introduced to overcome problems faced by Au-
based contact.  PdGe contact, made by the deposition of Pd followed by Ge and 
annealing, forms a relatively good ohmic contact with contact resistivity as low as 
9.8×10
-6 ·cm2 on GaAs highly doped with Si [35]. With the thickness ratio of 
Ge to Pd deposited being greater than two, the mechanism of the good ohmic 
contact formation is believed to be due to the formation of epitaxial Ge from the 
excess Ge under the PdGe alloy [47]-[49]. It is also believed that Ge substitution 
in Ga vacancies can occur during the annealing process, leading to the formation 
of an n
+
-regrown GaAs layer below the epi-Ge layer. This contact has better 
thermal stability than AuGe, maintaining good contact morphology and smooth 
contact interface even at elevated temperatures as high as 400 ºC [50].  
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Self-aligned silicidation has long been implemented in Si CMOS 
technology. It allows the formation of metallic ohmic S/D contacts adjacent to the 
MOSFET’s spacers, forming a highly conductive path close to the channel. It will 
be useful to develop a similar self-aligned S/D contact scheme for InGaAs 
transistors. By doing so, the contribution of Rn-doped can be suppressed. Moreover, 
if InGaAs transistors can adopt S/D metallization similar to that used in Si 
technology (i.e. self-aligned silicidation-like process), the cost of having an 
additional lithography step can be saved. This will allow simple and more cost-
effective integration with current Si CMOS processes. This sets the motivation of 
the research work presented in a few of the chapters in this thesis.  
 
1.2.4 Issues Related to Heterogeneous Integration of InGaAs Transistors on Si 
Platform 
InGaAs devices need to be eventually integrated on Si platform. Although 
the integration of InGaAs on Si substrate can be accomplished by means of chip 
bonding, a wafer-scale integration solution is more desirable from a manufacturing 
and cost effectiveness point of view. Various integration techniques have been 
explored to integrate GaAs on Si. These include direct heteroepitaxial growth of 
GaAs on Si [51]-[57], integration through a graded SiGe buffer [58]-[59], and 
selective aspect ratio trapping technique [60]. The success of these integration 
techniques is important for implementing InGaAs materials in current Si CMOS 
technology cost-effectively and without losing their high mobility benefit, which 
would otherwise occur due to the poor quality of the InGaAs channel layer grown.   
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The main issues with integrating InGaAs on Si are associated with the 
polar nature of InGaAs materials and the lattice mismatch between InGaAs and Si. 
The growth of a polar material such as InGaAs on a non-polar material like Si 
leads to the formation of domains with opposite sub-lattice allocation formed in 
InGaAs, also known as antiphase domains (APDs) [61]. One way in which this can 
be effectively overcome is by using a Si substrate with an off-cut surface [61]. 
The large 4.1% lattice mismatch between GaAs and Si imposes a more 
serious problem for direct integration. It leads to a high threading dislocation 




), resulting in 
defective channel layers unsuitable for MOSFET operation. The lattice mismatch 
is even larger for InxGa1-xAs with higher In content. 
To ease this problem, GaAs (lattice constant = 5.653 Å) can be grown on 
Ge (lattice constant = 5.657 Å) which has almost equal lattice constant. Ge can be 
easily integrated on Si by using a graded SiGe buffer [58]-[59] or by using Ge-on-
insulator (GeOI) on silicon substrate. An InxGa1-xAs layer can then be grown on 
GaAs-on-Ge by means of a compositionally graded buffer layer to relieve the in-
built stress/strain due to the lattice mismatch. This would result in fewer stress-
induced threading dislocations and thereby improving the quality of the InxGa1-xAs 
channel layer. As such, realizing InGaAs on graded SiGe or GeOI on Si substrate 
has the benefit of having a reduced graded buffer thickness as compared with 
direct InGaAs growth on Si.  Another advantage is that Ge is a viable channel 
material for p-MOSFETs. This would also enable both high-mobility III-V n-
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MOSFETs and Ge p-MOSFETs to be realized on a common substrate. This thesis 
also presents research work on InGaAs transistor integration on Si platform. 
 
1.3 Research Objectives 
The objective of this thesis is to address several key challenges associated 
with the integration of InGaAs transistors in Si IC chips. InxGa1-xAs MOSFETs 
with self-aligned silicide-like metallization compatible with Si CMOS is 
investigated. Common metals used in silicides, such as cobalt (Co) and nickel 
(Ni), are explored for self-aligned metallization of InGaAs. Potential 
heterogeneous integration of InGaAs transistors on silicon platform is also 
discussed. In addition, this thesis presents some key achievements towards 
realizing co-integration of InGaAs-based electronic and photonic devices at the 
intra-chip level. The results in this thesis will help in the assessment of InGaAs 
adoption for future logic applications. 
 
1.4 Thesis Organization 
This thesis is organized as follows. In Chapter 2, the concept of self-
aligned metallization of InGaAs for InGaAs transistor using cobalt is 
demonstrated. The study includes the evaluation of the reaction between Co and 
InGaAs to form CoInGaAs, the development of selective wet etch process that 
etches Co over CoInGaAs, and the integration of Co self-aligned metallization in 
InGaAs MOSFETs. The successful demonstration of InGaAs n-MOSFET with 
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CoInGaAs metallic S/D highlights the prospect of self-aligned silicide-like 
metallization for InGaAs transistors. 
In Chapter 3, Ni reaction with InGaAs to form Ni-InGaAs is investigated. 
A study of the band alignment between Ni-InGaAs and p-type InGaAs is 
presented. The material properties of Ni-InGaAs, such as crystal structure, lattice 
parameters, elemental composition, electrical uniformity, and electrical resistivity, 
are investigated. The results of this Chapter provide useful knowledge on the 
material characteristics of Ni-InGaAs. 
Chapter 4 demonstrates Ni-InGaAs self-aligned metallization in InGaAs 
n-MOSFETs. The electrical performance of the transistors is characterized and 
evaluated. The integration of InGaAs n-MOSFETs on GeOI on Si platform is also 
presented. In addition, the impact of adding Pt in Ni-InGaAs is studied. 
Chapter 5 presents key achievements towards realizing the co-integration 
of InGaAs-based electronic and photonic devices on a common GeOI on Si 
substrate. These include designing the layer structure of the substrate for 
transistor-laser integration, establishing the device layout structure, establishing 
device fabrication process flow suitable for the substrate, fabricating InGaAs n-
MOSFETs, and characterizing the electrical output of the fabricated transistors. 
The results of this Chapter are important for enabling the co-integration of high-
mobility InGaAs electronic and photonic devices on Si substrate at the intra-chip 
level. 
Finally, the main contributions of this thesis and suggestions for future 





CoInGaAs as a Novel Self-Aligned Metallic 




Self-aligned silicidation process has been widely employed in Si 
complementary metal-oxide-semiconductor (CMOS) technology [62]-[73]. For 
InGaAs n-channel metal-oxide-semiconductor field-effect-transistors (n-
MOSFETs), a self-aligned silicidation-like metallization process would need 
reaction of a deposited metal with InGaAs to form a metallic material in 
source/drain (S/D) region and a selective wet-etchant for the removal of the 
unreacted metal (Fig. 2.1). The metallic material formed should exhibit ohmic 
behavior on n-type InGaAs and preferably Schottky behavior on p-type InGaAs 
so that it can be used not only as a metal contact on n-type doped InGaAs S/D, but 
also possibly as the S/D material itself.   
This Chapter investigates cobalt (Co) as a metal for self-aligned 
metallization of InGaAs. CoInGaAs formation was investigated by monitoring the 


















Fig. 2.1. An illustration of self-aligned silicidation-like metallization for InGaAs 
transistor, which involves the reaction of a deposited metal (M) with InGaAs forming a 
metallic material (denoted as M-InGaAs) in the S/D region and the removal of the 
unreacted metal.  
 
temperatures. The contact resistivity between CoInGaAs and n
+
-InGaAs was also 
extracted. Selective wet-etching of Co over CoInGaAs in various chemical 
etchants was also investigated to enable transistor integration. Finally, InGaAs n-
MOSFETs with self-aligned CoInGaAs metallic S/D were successfully realized. 
The transistors exhibit relatively good electrical performance.  
 
2.2 CoInGaAs Contact Metallization Module: CoInGaAs 
Formation, Extraction of Contact Resistivity, and Selective Wet-
Etch Process Development 
2.2.1  CoInGaAs Formation 
The starting substrate was 2 inch p-type InP (100) substrates (doping 









) layer. This substrate is commercially available 
and was purchased for this work.  Following native oxide removal in dilute 
hydrofluoric acid (HF:H2O = 1:100) solution, ~20 nm of Co was deposited by 
sputtering.  The Co-on-In0.53Ga0.47As (also denoted as Co/ In0.53Ga0.47As) sample 
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was then cut into smaller pieces.  The pieces of samples were annealed for 60 s in 
a Rapid Thermal Processing (RTP) tool at various temperatures ranging from 200 
to 400 °C in N2 ambient.   
The transmission electron microscope (TEM) images for samples of ~20 
nm of Co deposited on In0.53Ga0.47As annealed at various temperatures for 60 s are 
presented in Fig. 2.2.  For the sample annealed at 300 °C [Fig. 2.2(a)], a change at 
the interface between Co and In0.53Ga0.47As was observed.  Energy Dispersive X-
ray Spectroscopy (EDX) confirmed that the region near the surface consists of 
unreacted Co. Immediately below the unreacted Co, EDX measurements gave 
35.2 atomic % (at%), 11.4 at%, 5.9 at%, and 47.5 at% for Co, In, Ga, and As, 
respectively. Co appears to have diffused into the In0.53Ga0.47As layer where a 
reaction might have occurred.  
When the anneal temperature is 350 °C [Fig. 2.2(b)], the reaction is 
complete and the thickness of CoInGaAs formed is ~60 nm.  The CoInGaAs 
formed appears to have a more uniform thickness as compared to the one formed 
at 300 °C, though the CoInGaAs/In0.53Ga0.47As interface is rough. EDX analysis 
was taken at localized spots [indicated in Fig. 2.2(b)] across the CoInGaAs film, 
and was summarized in Fig. 2.3.  We observed a region rich in Co and Ga (~36 
at% Co and ~46 at% Ga) at the top (Spot 1), followed by a region rich in Co and 
As (~39 at% Co and ~50 at% As) (Spot 2). In both spots, very little In (less than 6 
at%) was detected. This could suggest that In out-diffused during the annealing 
and the remaining In may be in the form of In metallic element.  The absence of a 
layer of pure Co indicates that the Co layer was fully consumed in the reaction. 
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For the sample annealed at 400 °C [Fig. 2.2(c)], the metallic film formed has an 
extremely rough interface with the underlying In0.53Ga0.47As substrate. 
 
 
Fig. 2.2. TEM images of CoInGaAs formed by annealing 20 nm of Co on 
In0.53Ga0.47As at (a) 300 ºC, (b) 350 ºC, and (c) 400 ºC. Most of the as-deposited Co 
remained unreacted at 300 ºC.  In contrast, at 350 ºC, the entire Co layer reacted with 
InGaAs to form a CoInGaAs layer. Energy Dispersive X-ray Spectroscopy (EDX) was 
performed at various spots in the CoInGaAs film formed at 350 °C, indicated by the spots 
labeled 1 to 4. After annealing Co on In0.53Ga0.47As at 400 ºC, a CoInGaAs layer with 






































350 C CoInGaAs 
 
Fig. 2.3. EDX reveals the elemental atomic percentage found in localized spots at 
various parts of the CoInGaAs film formed at 350 °C, as indicated in Fig. 2.2(b).  The 
EDX spot size is ~10 nm.  It is observed that the CoInGaAs film comprises a Co- and 
Ga-rich layer on top of a Co- and As-rich layer. 

































Fig. 2.4.  Grazing angle XRD spectra of Co on In0.53Ga0.47As samples as-deposited 
and annealed at 300, 350 and 400 C. The presence of CoGa and CoAs phases were 
observed in 350 and 400 C CoInGaAs film. The XRD characterization was carried out 
through an external service contract in IMRE. 
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X-ray Diffraction (XRD) detected the formation of Cobalt Gallium (CoGa) 
and Cobalt Arsenide (CoAs) binary phases in the CoInGaAs film, as shown in Fig. 
2.4.  It can be inferred that Cobalt Gallium phase made up the Co- and Ga-rich 
layer [Spot 1 in Fig. 2.2(b)] below which the Cobalt Arsenide phase constituted 
the Co- and As-rich region [Spot 2 in Fig. 2.2(b)]. This is similar to the reaction 
between Co and GaAs, where the formation of CoGa on CoAs occurs at 500 °C 
[74]-[75]. In this work, the CoGa and CoAs binary phases were formed at a 
temperature as low as 350 C.  
The sheet resistance (Rsh) values of the annealed samples are plotted in Fig. 
2.5.  As-deposited Co has a Rsh value of 10.4 /square (/), as indicated by the 
dashed line.  Upon annealing at 200 C, Rsh remains unchanged. Considering the 
earlier TEM observation of partial or incomplete reaction at 300 °C, it is very 
likely that little or no reaction took place at 200 or 250 °C.  The increase in sheet 
resistance at 300 °C marks the onset of reaction. The sheet resistance decreases 
upon complete reaction at 350 °C. The drop in sheet resistance upon the 

































Annealing time = 60 s
 
Fig. 2.5. Sheet resistance Rsh measured after annealing 20 nm of Co on 
In0.53Ga0.47As at various temperatures ranging from 200 to 350 °C for 60 s.  The Rsh of the 
sample annealed at 350 °C is that of the CoInGaAs film.  The dashed line indicates the 
Rsh of as-deposited Co. 
 
2.2.2  Extraction of Contact Resistivity 
The ohmic behavior and the contact resistance of CoInGaAs on n-type 
In0.53Ga0.47As were investigated from transfer length method (TLM) test 













) was used as the 
starting substrate. ~15 nm of SiO2 was deposited on the surface and n-type 
In0.53Ga0.47As mesas were formed by wet etching.  Contact holes were then 
patterned on the mesas to expose regions where metal pads would be formed.  A 
short dip in buffered oxide etch was performed to remove SiO2 right before Co 
deposition followed by a lift-off process. CoInGaAs metal pads were obtained by 
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annealing the sample. Finally, metal pads with various inter-pad spacings were 
obtained on the n-type In0.53Ga0.47As mesas. Schematics in Fig. 2.6 illustrate the 


















Fig. 2.6. Schematics illustrating process flow for forming TLM structures, 









A top-view optical microscope image of the fabricated TLM test structure 
is depicted in Fig. 2.7(a). Fig. 2.7(b) shows the I-V characteristics of a TLM 
structure with CoInGaAs metal contacts formed at 350 °C 60 s. The current-
voltage (I-V) characteristics were obtained from two adjacent metal pads with 
various contact spacings. The ohmic behavior of the CoInGaAs contact on n
+
-
In0.53Ga0.47As is evident. From the plot of the total resistance as a function of 
contact spacing, the contact resistance and specific contact resistivity were 
extracted. The extraction of contact resistance and specific contact resistivity can 
be referred to Section 4.2 in Chapter 4. Fig. 2.7(c)-(d) plot the contact resistance 
and specific contact resistivity measured from TLM structures before and after 
CoInGaAs formation. The lowest contact resistance and specific contact 
resistivity of ~1.12 k∙µm and ~6.25×10-4 Ω∙cm2, respectively, were obtained 
with 350 C annealing. The contact resistivity and other material characteristics 
(obtained in previous Section) of CoInGaAs will be compared with that of Ni-




































































































Fig. 2.7. (a) Top-view optical microscope image of TLM structure with various 
contact spacings.  This structure was used for the extraction of contact resistance and 
specific contact resistivity. (b) I-V curves obtained from a TLM structure with CoInGaAs 
metal contacts formed at 350 C, showing ohmic behavior on n+-In0.53Ga0.47As. (c) 












2.2.3  Selective Wet-Etch Process Development 
To successfully integrate CoInGaAs as self-aligned S/D material for 
InGaAs transistor, selective wet-etch process to etch Co without substantially 
etching CoInGaAs needs to be developed. The etch selectivity of Co over 
CoInGaAs in various chemical etchants is investigated in this Section.  
~35 nm Co was deposited on p-type In0.53Ga0.37As/InP and annealed at 
350 ºC for 5 min for ~100 nm CoInGaAs formation. ~100 nm Co was also 
evaporated on SiO2/Si samples and annealed at 350 ºC for 5 minutes. These 
CoInGaAs/In0.53Ga0.37As/InP samples and Co/SiO2/Si samples were prepared for 
the selective wet-etching study to obtain the etch rate of CoInGaAs and Co. 
Etching in various chemical etchants was performed right after Co deposition and 
CoInGaAs formation to prevent significant surface oxidation.  
The Rsh value of the conductive films (Co or CoInGaAs) was recorded 
before the etching process. The sample was then dipped into an etchant for a short 
duration of time and was quenched in deionized wafer (DIW) before the Rsh value 
was recorded again. These processes were repeated subsequently using the same 
sample. A new sample was used for each different etchant. 
The etching experiment was performed at room temperature using 
commonly used chemical acids such as hydrochloric acid (HCl), nitric acid 
(HNO3), sulfuric acid (H2SO4), and phosphoric acid (H3PO4). An etchant that 
gives a high etch rate ratio of Co over CoInGaAs would be the one suitable for 
device integration. The etch rate of CoInGaAs in dilute hydrofluoric acid (DHF) 
was also determined as it is most commonly used etchant in device fabrication.      
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 The etch rate of the conductive films (Co or CoInGaAs) was deduced 
from the sheet resistance obtained using four-point probe measurement. The Rsh is 
given by  
/sh f fR t , (2.1) 
where 
f is the resistivity of the conductive film and ft is the thickness of the 
conductive film after going through each etch process for a duration of time in an 
etchant. The conductive film is expected to become thinner and has an increase in 
the Rsh value after each etch process. The etch rate r is determined from the Rsh 
change over a duration of etch time t which is given by  




  .  (2.2) 
The etch selectivity S of Co over CoInGaAs is determined from the ratio of the 






 . (2.3) 
The Rsh
-1
 versus etch time (t) for CoInGaAs/In0.53Ga0.37As/InP samples 
and Co/SiO2/Si samples etched in various etchants are plotted in Fig. 2.8. The 
volume ratio of the chemical acid and H2O is 1 to 10 for HCl, HNO3, H3PO4, 
H2SO4 solutions, and 1 to 100 for HF solution. The negative slopes of Rsh
-1
-t plots 
indicate an increase in Rsh value of the conductive films. This suggests that the 
thicknesses of the conductive films reduce linearly over the etch time.  
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(d) (e)  
Fig. 2.8. Rsh
-1
 versus etch time t of Co and CoInGaAs films in various chemical 
solutions. Rsh was recorded after each etch duration. 
 
The bulk resistivities of Co and CoInGaAs were determined from Rsh × tf 
from the initial values of Rsh and tf before etching. The bulk resistivities were 
calculated to be ~88 ∙nm and ~945 ∙nm for Co and CoInGaAs films, 
respectively.  To simplify the etch development study, the bulk resistivities of Co 
and CoInGaAs films were assumed to be a constant value and were used to 
determine the remaining film thickness after each etch process. The thickness tf 
versus t is shown in Fig. 2.9. From the slope of each linear curve, the etch rate of 
the conductive film in each etchant was determined.  
29 
 



















































































































(d) (e)  






















































Fig. 2.10. Etch rate of Co and CoInGaAs films in various etchants. The gray and 
black symbols are the etch rate of Co and CoInGaAs, respectively.  
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The etch rate of Co and CoInGaAs in various etchants is plotted in Fig. 
2.10. All the chemical etchants (HF, HCl, H2SO4, and H3PO4), except HNO3, 
show comparable or higher etch rate for CoInGaAs than Co. This suggests poor 
etch selectivity of these etchants, hence not suitable for device integration. HNO3 
solution gives the highest selectivity as indicated by the etch rate of Co that is ~20 
times higher than that of CoInGaAs.  
Despite the high etch selectivity of HNO3:H2O = 1:10 solution, a precise 
control of etching time in actual device fabrication will be very difficult to obtain.  
The ~1 nm/s etch rate of CoInGaAs in this solution can easily cause severe over-
etch of the CoInGaAs layer at the source and drain regions of the device.  HNO3 
solution was further diluted in attempt to explore a more suitable concentration 





























































































































































































































Fig. 2.11. Rsh versus t (a-d) and the corresponding Co and CoInGaAs thickness (tf) 




HNO3 solutions with various concentrations were prepared by mixing 
concentrated HNO3 with H2O in the HNO3:H2O ratio of 1:20, 1:50, and 1:100. Fig. 
2.11 shows the Rsh
-1
-t plot [Fig. 2.11(a)-(d)] and the corresponding thickness tf 
versus time t plot [Fig. 2.11(e)-(h)] of Co and CoInGaAs in various 
concentrations of HNO3 solutions.  
The chemical reaction of Co with HNO3 can be written as follows: 
3 Co(s) + 8 HNO3(aq) 3 Co(NO3)2(aq) + 2 NO(g) + 4 H2O(l) . 
The reaction between Co and HNO3 is governed by two reaction mechanisms: (1) 
oxidizing reaction of Co and (2) dissolution reaction of the oxidized Co in the 
acid solution [76]-[77]. When the etching is limited by oxidizing reaction, the etch 
rate increases with increasing acid concentration.  
On the contrary, the etch rate reduces with increasing acid concentration 
when the etching mechanism is limited by the dissolution reaction of the oxidized 
metal. This normally happens in a very acidic solution where the acidic 
environment helps to develop and sustain the oxide film formed on the surface of 
Co. This is due to the stability of the oxide film increases with the acid 
concentration which slows down the overall etching rate [76]-[77]. 
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Fig. 2.12. Etch rate of Co and CoInGaAs films in various concentrations of HNO3 
solutions. The black open and solid symbols are the etch rate of Co and CoInGaAs, 
respectively. The HNO3:H2O ratio of 1:100, 1:50, 1:20, and 1:10 correspond to the 
molarity of 0.16, 0.31, 0.78, and 1.57 M, respectively. 
   
The etch rate in HNO3 solution with different concentration is plotted in 
Fig. 2.12. The etch rates for both Co and CoInGaAs reduce almost linearly with 
the amount of dilution. The decrease in etch rate with less concentrated HNO3 
acid suggests that the etching reaction is limited by oxidizing reaction of Co.  
The etch rate of CoInGaAs that is lower than Co could be due to higher 
activation energy of the CoInGaAs etch reaction than that of Co. The different 
slope of the linear fitted line of Co and CoInGaAs indicates different selectivity 
value. Table 2.1 summarizes the selectivity value for all chemical etchants 
explored in this study. Both HNO3:H2O = 1:10 and HNO3:H2O = 1:20 solutions 




Table 2.1. Etch selectivity of Co over CoInGaAs in various etchants. 
Chemical etchants Selectivity S 
HF:H2O = 1:100 0.17 
H2SO4:H2O = 1:10 0.39 
HCl:H2O = 1:10 0.05 
H3PO4:H2O = 1:10 0.54 
HNO3:H2O = 1:10 19.4 
HNO3:H2O = 1:20 22.8 
HNO3:H2O = 1:50 16.5 
HNO3:H2O = 1:100 13.7 
 
etch rate of ~0.4 nm/s for CoInGaAs in HNO3:H2O = 1:20 solution is preferred 
for a more controllable etching process. 
 
2.3  Device Integration and Characterization  
The process flow for integrating CoInGaAs as S/D material in an implant-
less In0.53Ga0.47As MOSFETs is shown in Fig. 2.13 (top left).  Schematics of the 
device cross-sections illustrate the key process steps.  The starting substrate 
comprises 500 nm of p-type In0.53Ga0.47As grown on 2 inch p-type bulk InP wafer. 
This substrate was also purchased for this work. Pre-gate cleaning was performed 
to remove native oxide on the surface of In0.53Ga0.47As using HCl and NH4OH 
solutions. It was then dipped in (NH4)2S solution for surface passivation and 
immediately transferred into an atomic layer deposition (ALD) chamber for the 




Fig. 2.13. Process flow for forming In0.53Ga0.47As n-MOSFET with self-aligned 
CoInGaAs metallic S/D.  The schematics show the key process steps, including Co 
deposition, reaction with InGaAs, and selective Co removal. 
 
at 400 C for 60 s.  Next, 100 nm of tantalum nitride (TaN) gate electrode was 
deposited by sputtering.  The gate stack was formed with patterning by optical 
lithography followed by chlorine-based plasma etching. 
A 60 s dip in dilute hydrofluoric acid (HF:H2O = 1:100) solution was 
performed to remove the remaining Al2O3 right before a blanket deposition of ~10 
nm Co on the patterned wafer.  Rapid thermal anneal was performed at 350 C for 
60 s for CoInGaAs formation in the source and drain. A cross-sectional TEM 
image of the fabricated In0.53Ga0.47As n-MOSFET with CoInGaAs metallic S/D is 
shown in Fig. 2.14.  The CoInGaAs is self-aligned to the gate stack.  The physical 




Fig. 2.14. Cross-sectional TEM images of In0.53Ga0.47As MOSFET with CoInGaAs 
metallic S/D formed using 350 °C 60 s anneal.  Annealing ~10 nm of Co formed 28-35 
nm of CoInGaAs.  The inset shows a zoomed-in view of the TaN/Al2O3/In0.53Ga0.47As 
gate stack.  The physical thickness of the Al2O3 gate dielectric is ~6 nm. 
 
A continuous CoInGaAs film was formed in the S/D regions and the thickness is 
in the range of 28-35 nm.  No unreacted Co remains on the surface of the S/D 
regions after annealing. The unreacted Co at the sidewalls of the gate was 
removed using diluted HNO3 (HNO3:H2O = 1:20) and device characterization was 
then performed. 
To test the Schottky behavior of CoInGaAs on p-type In0.53Ga0.47As, 
voltage was applied to the CoInGaAs metallic source layer while the gold back 
contacted to InP was grounded. The CoInGaAs/p-In0.53Ga0.47As structure 
demonstrates rectifying behavior, as shown in Fig. 2.15. This suggests that 
CoInGaAs can be a suitable S/D material. The reverse current at the positive 
voltage regime contributes to the off-state leakage current of the transistor. An 
increase in reverse current is observed with increasing applied voltage.  This 









































= 100 m100 m
 
Fig. 2.15. CoInGaAs/p-In0.53Ga0.47As junction shows rectifying behavior.  Voltage 
was applied to the CoInGaAs while the InP substrate was grounded. 
 
presence of traps at the CoInGaAs/In0.53Ga0.47As junction. The reverse current 
could be suppressed by optimizing the formation process such that the interface 
between CoInGaAs and InGaAs is smoother, or by having an n-doped region [78] 
or wider band gap material beneath the CoInGaAs film [23]. 
Fig. 2.16(a) shows the IDS-VGS transfer characteristics of a transistor with 
gate length of 2 µm and gate width of 100 µm.  Drain voltage VDS of 0.1 and 1.2 
V were applied.  A threshold voltage (VTH) of 0.57 V was obtained using linear 
extrapolation of the IDS-VGS curve (at VDS = 0.1 V) at the maximum 
transconductance Gm. Hence, the IDS-VGS curve is extrapolated to IDS = 0 and the 
VTH is determined from the intercept gate voltage. A peak Gm value of 22.4 µSµm 
at VDS = 1.2 V was obtained.  The high off-state current at VDS = 1.2 V is due to 
the reverse leakage of the metal/semiconductor junction as described earlier. Fig. 
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2.16(b) plots the IDS-VDS characteristics of the transistor at various gate overdrives 
(VGS-VTH) ranging from 0 to 2.5 V in steps of 0.5 V. The low output 
characteristics are caused by a rather high S/D series resistance of ~23 k∙m of 
this device [Fig. 2.16(c)]. The S/D series resistance is ~5× higher than that of 
transistor with conventional non-self-aligned S/D. The S/D series resistance 
comprises resistance from CoInGaAs S/D layer and the contact resistance 
between CoInGaAs and the InGaAs channel layer. The resistance of the 
CoInGaAs source and drain layer is estimated to be ~3 k∙m, that is ~13% of 
the S/D series resistance. This indicates that the high S/D series resistance is 
dominated by the contact resistance between the CoInGaAs and the inversion 
InGaAs channel layer. Other metallic materials for the self-aligned metallization 
can be explored to obtain better S/D contacts that give lower S/D series resistance. 
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Fig. 2.16. (a) IDS-VGS curves of a In0.53Ga0.47As n-MOSFET with self-aligned 
CoInGaAs S/D. Gm is referred to the right axis. (b) IDS-VDS plot for the same In0.53Ga0.47As 
n-MOSFET.  Gate overdrive VGS-VTH is varied from 0 to 2.5 V in steps of 0.5 V. (c) 





In summary, self-aligned InGaAs metallization with Co for InGaAs n-
MOSFETs was investigated. Co reacts with In0.53Ga0.47As at temperatures as low 
as 350 °C to form a metallic CoInGaAs material.  The formed film has relatively 
rough interface with InGaAs underneath. The CoInGaAs film formed at 350 °C 
has a sheet resistance of 14 /. It forms an ohmic contact on n-InGaAs and 
rectifying contact on p-InGaAs. The contact resistance and specific contact 





) are ~1.12 k∙µm and 6.25×10-4 Ω∙cm2, respectively. Selective wet-etch of 
Co over CoInGaAs in various chemical etchants is explored. HNO3 gives the 
highest etch selectivity of Co over CoInGaAs. An implant-less In0.53Ga0.47As n-
MOSFET with self-aligned CoInGaAs metallic S/D was demonstrated for the first 
time. In0.53Ga0.47As n-MOSFET with CoInGaAs S/D shows reasonably well-





Material Characterization of Ni-InGaAs as a 




In Si CMOS technology, nickel silicide (NiSi) has been widely used as the 
source/drain (S/D) contact material and is formed by reacting Ni with Si in a self-
aligned silicidation process.  Therefore, using Ni to form self-aligned contact 
metallization for future metal-oxide-semiconductor field-effect-transistors 
(MOSFETs) based on high-mobility channel materials, such as InGaAs, would be 
beneficial as it can take advantage of the well-established processes used for Si 
(e.g. wet etching of unreacted Ni).  In this Chapter, the reaction of Ni with 
InGaAs is investigated as means for forming contacts that are the NiSi equivalent 
in InGaAs MOSFETs. 
Ni has been used as a contact metal for InxGa1-xAs (InGaAs) MOSFETs in 
early work [79]-[81].  It has been employed in Au-Ge and Au-Sn metallization for 
forming non-self aligned ohmic contacts on n-InGaAs or in Au-Zn metallization 
for forming ohmic contacts on p-InGaAs.  The presence of Ni at the contact 
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interface with InGaAs improves adhesion between the gold-based alloy and 
InGaAs, and also promotes interaction between them during metallization [82]-
[84]. Reaction of Ni itself with GaAs has been extensively reported [85]-[87].
 
 
However, there is a lack of studies on the specifics of Ni reaction with InGaAs to 
form Ni-InGaAs.  
For successful integration of Ni-InGaAs as metallic S/D material in 
aggressively scaled InGaAs n-MOSFETs, understanding the energy band 
alignment at the interface between Ni-InGaAs and InGaAs is essential as it relates 
to device junction leakage and standby power consumption.  It is also an indicator 
whether Ni-InGaAs can establish a good ohmic contact material to InGaAs. A 
widely used technique to examine the band alignment of metal/semiconductor 
interfaces is photoelectron spectroscopy. In the first part of this Chapter, X-ray 
photoelectron spectroscopy (XPS) is employed to study the energy band 
alignment between Ni-InGaAs and In0.53Ga0.47As [88]. The work function of Ni-
InGaAs is also determined with ultraviolet photoelectron spectroscopy (UPS). 
Hole barrier height PB  at the Ni-InGaAs/In0.53Ga0.47As interface was extracted. 
Electron barrier height NB  was determined by subtracting 
P
B  from the band gap 
EG of In0.53Ga0.47As.  
Understanding the material properties of Ni-InGaAs, such as the crystal 
structure, lattice parameters, and epitaxial relationship with the underlying 
InGaAs layer, is also imperative.  In addition, parameters such as the thickness 
ratio of Ni to Ni-InGaAs (i.e. the relationship between the initial thickness of Ni 
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deposited and the final thickness of the Ni-InGaAs formed), the electrical 
resistivity, and thickness uniformity of Ni-InGaAs are also important as they 
relate to the total series resistance of the device.   
In the later part of this Chapter, the reaction between Ni and InGaAs to 
form Ni4InGaAs2 (denoted as Ni-InGaAs), the structural, compositional and 
electrical properties of this material are investigated [89]. Its crystal structure and 
lattice parameters were obtained from electron diffraction patterns and its 
epitaxial relationship with the underlying InGaAs layer was verified by X-ray 
Diffraction (XRD). Its composition was determined using XPS. The uniformity of 
the electrical properties of Ni-InGaAs film was examined using microscopic sheet 
resistance mapping. The electrical resistivity of Ni-InGaAs film was extracted 
from the sheet resistance. 
The XPS, UPS, and high-resolution transmission electron microscopy 
(HRTEM) characterization were carried out in collaboration with a research team 
from IMRE. Other material characterization such as secondary ion mass 
spectrometry (SIMS) and X-ray diffraction (XRD) were performed through an 
external service contract. The design of experiments, fabrication, and analysis of 
the results were performed by the author. 
 
3.2 Photoelectron Spectroscopy Study of Band Alignment at 
Interface between Ni-InGaAs and InGaAs 
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Fig. 3.1. Schematics showing the preparation process of Ni-InGaAs samples. 
 
A small piece (1 cm × 1 cm) of wafer consisting of an epitaxial 1 m thick 









) InP wafer was used for this 
experiment. Such wafer is commercially available and was purchased for this 
work. The sample was dipped into diluted hydrofluoric acid (1:100) for 60 s to 
remove native oxide at sample’s surface.  Right after the native oxide removal, Ni 
with two different thicknesses was deposited by sputtering on In0.53Ga0.47As. Ni 
sputter was performed using DC power of 200 W at 25 °C and the chamber 
pressure kept at ~3 mTorr during the deposition. Samples were loaded into a rapid 
thermal processing (RTP) tool for 250 ºC 60 s annealing to form Ni-InGaAs. This 
thermal budget is sufficient for the reaction of Ni with InGaAs. Fig. 3.1 shows the 
schematics illustrating the sample preparation process. Further discussion on Ni-

















Fig. 3.2. Transmission electron microscopy (TEM) images of (a) thin and (b) 
thick Ni-InGaAs formed on In0.53Ga0.47As substrate. (c) The high resolution image shows 
periodic arrangement of atoms in Ni-InGaAs layer, demonstrating good crystalline 
quality. 
 
The transmission electron microscopy (TEM) images of thin (~6 nm) and 
thick (~46 nm) Ni-InGaAs on In0.53Ga0.47As are shown in Fig. 3.2(a)-(b).
 
 A 
relatively smooth Ni-InGaAs layer with a distinct interface with In0.53Ga0.47As 
was observed. The high resolution TEM image [Fig. 3.2(c)] shows good 
crystallinity of the Ni-InGaAs layer, where the periodic atomic arrangement can 
be observed.   
Photoelectron spectroscopy was used to obtain the bulk property of two 
samples: In0.53Ga0.47As substrate and a thick layer of Ni-InGaAs. XPS and UPS 
measurements were carried out using a spectrometer (Thermo VG Scientific 
ESCALAB 220i-XL system) equipped with a He discharge lamp (21.2 eV) for 
UPS and a monochromatic Al K (1486.6 eV) X-ray source for XPS. The 
calibration of the spectrometer was performed by determining the binding 
energies of Au 4f7/2, Ag 3d5/2, Cu 2p3/2, and Ni Fermi edge at 83.98  0.02 eV, 
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368.26  0.02 eV, 932.67  0.02 eV, and 0.00  0.02 eV. The XPS and UPS 
characterization was performed by our collaborators at IMRE. 
All samples were subjected to in-situ 3 keV Ar
+
 ion sputtering prior to 
XPS and UPS measurements to remove native oxide at the surface and also to 
reduce the thickness of the thin Ni-InGaAs film further for interface analysis.  Ar
+
 
ion sputtering may induce changes in electronic and chemical states, thus may 
affect the interpretation of the measured data. However, in this study it was 
observed that no significant change in the XPS peak shapes, binding energy shifts, 
and atomic film composition of the sample before and after Ar
+
 ion sputtering 
was performed. This indicates that Ar
+
 ion sputtering performed for this study did 
not alter the material composition of all the samples. 
 
3.2.2  Work Function and Band Alignment Extraction 
UPS technique has been used widely to obtain work functions of materials 
[90]-[97].  It characterizes free-electron with certain range of kinetic energy 
liberated from sample by photon energy hv  where h  is the Planck’s constant and 
v  is the photon frequency (Fig. 3.3).  A typical UPS spectrum consists of two 
superimposed spectra, i.e. primary photoelectron spectrum and inelastic 
secondary electron spectrum.  Primary electrons are electrons that did not 
encounter inelastic scattering as they travel out to sample surface. They are 
electrons from near the Fermi level and have maximum kinetic energy. Primary 
electrons mark the onset of emission in the spectrum.  Secondary electrons are 
electrons that lost the energy through scattering. Secondary electrons with zero 
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kinetic energy mark the cut-off of the emission.  The work function ( ) can be 
determined from the width of the spectrum using the following relation 
,cut off Fermihv E E     (3.1)
 
where Ecutoff and EFermi are the binding energies of the secondary electron cut-off 



















Fig. 3.3. Schematic showing incoming photon causing photoemission of electron 
from a sample. Depending on the photon hv energy, free-electron near valence band (VB) 
down to core-level can be emitted. 
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Fig. 3.4. He I (hv = 21.2 eV) UPS spectra of thick Ni-InGaAs formed on 
In0.53Ga0.47As. A -5 V bias was applied to the Ni-InGaAs layer. Fermi edge position was 
determined as the center of the slope as indicated by vertical line. Secondary electron cut-
off position was determined from the intercept of the slope with the background level 
(horizontal gray line). 
  
Fig. 3.4 shows Ni-InGaAs UPS spectrum.  The sample was biased at -5 V 
during UPS measurement to separate the low energy cut-off from the 
spectrometer response.  The work function of Ni-InGaAs of ~5.1 eV was obtained. 
It has to be noted that the Ar sputter used to remove Ni-InGaAs native oxide may 
cause damage in the Ni-InGaAs layer characterized by UPS and thus affect the 
accuracy of the extracted work function value. The inaccuracy of the extracted 
work function value was estimated from the change of work function value from 
the as-formed Ni-InGaAs to that of after complete oxide removal. Fig. 3.5 showed 
the UPS spectra obtained from as-formed, after a few minutes of Ar sputtering, 
and after complete oxide removal of thick Ni-InGaAs film. It can be observed that 
the work function difference of the as-formed Ni-InGaAs and after complete  
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oxide removal is 0.37 eV. Thus, the pure bulk Ni-InGaAs workfunction value is 
believed to be in between 4.735.1 eV.   
Next, XPS measurement was carried out on a thin Ni-InGaAs layer on 
In0.53Ga0.47As to study the Ni-InGaAs/In0.53Ga0.47As interface.  The band 
alignment and hole barrier height extraction were evaluated from the XPS spectra.  
As 3d core-level binding energy was employed as reference due to the significant 
difference (~1 eV) in the peak position of As 3d of thick Ni-InGaAs as compared 
to In0.53Ga0.47As substrate as shown in Fig. 3.6(a) which was not observed from In 
3d5/2 and Ga 2p3/2 core-level spectra. 
 




























 As-formed Ni-InGaAs 
 4 minute Ar sputter
 6 minute Ar sputter
 8 minute Ar sputter
 After complete 
        oxide removal
 
Fig. 3.5. He I (hv = 21.2 eV) UPS spectra of as-formed, after Ar sputter, and after 
complete oxide removal of thick Ni-InGaAs formed on In0.53Ga0.47As. A -5 V bias was 





Fig. 3.6. Normalized XPS core-level spectra of (a) As 3d for bulk Ni-InGaAs 
(bottom) and In0.53Ga0.47As (top) samples. Comparison of (b) In 3d5/2, (c) Ga 2p3/2, and (d) 
As 3d from Ni-InGaAs/In0.53Ga0.47As interface sample (bottom) and from bulk 
In0.53Ga0.47As (top). The red and blue fitted curves correspond to signal coming from Ni-
InGaAs and In0.53Ga0.47As, respectively. The In 3d5/2, Ga 2p3/2, and As 3d peaks at the 
interface resides 0.75 eV higher than that of In0.53Ga0.47As substrate determined by the 
difference between the blue fitted curves. 
 
The large shift in As 3d seems to suggest Ni has formed chemical bonding 
with As. Nevertheless, binding energy shift of Ni 2p3/2 from bulk Ni-InGaAs 
relative to its metallic binding energy position was not observed. Information 
regarding the formation of chemical bonding in Ni-InGaAs layer is still 
inconclusive only based on XPS results obtained in this work. More experimental 
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work is required for further investigation. For instance, electron energy loss 
spectroscopy (EELS) characterization can be performed to obtain the electron 
energy loss information, the bonding, oscillation, or vibrational information of the 
solid [95]. Another reason to choose As 3d as reference spectrum is its large 
information depth due to lower binding energy (higher kinetic energy). Therefore, 
strong signals from the interface and less experimental error are expected.  
To compute the barrier height between Ni-InGaAs and In0.53Ga0.47As, 
core-level alignment method reported by Kraut et al. was employed [96]. The 
hole barrier height at the interface is given by 
5/2 5/23 3
( )
As d As dP
B v CL CL iE E E    , (3.2) 
where, Ev and 5/2
3As d
CLE represent valence band maximum and peak core-level 




CL iE  represents core-
level binding energy measured from the interface.  
From the doping concentration of p-type In0.53Ga0.47As used in this work, 
it is known that the valence band maximum is 0.1 eV below the Fermi level.  The 
As 3d core-level binding energy at Ni-InGaAs/In0.53Ga0.47As interface was 
obtained from the thin Ni-InGaAs sample. After careful curve fitting to both As 
3d spectra obtained from Ni-InGaAs/In0.53Ga0.47As interface and from the bulk 
In0.53Ga0.47As samples, we observed that the As 3d peak core-level at the interface 
sample is located 0.75 eV away from that of the In0.53Ga0.47As substrate [Fig. 
3.6(d)].  Similar peak shift was also observed from In 3d5/2 and Ga 2p3/2 spectra of 




B  is evaluated to be 0.8  0.1 eV.  With GE 0.7 eV for In0.53Ga0.47As, this 
suggests that the Fermi level of Ni-InGaAs is at 0.1  0.1 eV above the 
conduction band at the Ni-InGaAs/In0.53Ga0.47As interface.   
Note that the work function of bulk Ni-InGaAs is higher than the electron 
affinity of InGaAs. The alignment of the Fermi level of Ni-InGaAs to the 
conduction band of In0.53Ga0.47As indicates that there could be significant Fermi 
level pinning or the presence of an interface dipole. A clearer view of how 
interface dipole or Fermi level pinning could lead to a high electric field at the Ni-
InGaAs/InGaAs interface and band alignment consistent with XPS results is 
illustrated in Fig. 3.7. The charge neutrality ECNL of In0.53Ga0.47As is reported to 
be at ~0.2 eV below the conduction band [97].  Interface states located above or 
below the ECNL are predominantly acceptor-like or donor-like, respectively.  Filled 
acceptor-like (or donor-like) states are negatively charged (or neutral), while 
unfilled acceptor-like (donor-like) states are neutral (or positively charged).  With 
the Fermi level of Ni-InGaAs located far below the ECNL of InGaAs, donor-like 
interface states are unfilled and positive charge on the InGaAs side could possibly 
drive the Ni-InGaAs Fermi level to align towards the conduction band. 
 A Ni-InGaAs/p-InGaAs structure was fabricated, which shows rectifying 
I-V characteristics (Fig. 3.8).  This is consistent with the results of photoelectron 
spectroscopy.  More investigation would be needed to verify the origin of the high 
Schottky barrier height seen by holes at the Ni-InGaAs/In0.53Ga0.47As interface. 
The results in this Section imply that a good ohmic contact can be obtained for 






























Fig. 3.7. Schematics of energy band diagram showing interface dipole (dotted 
band) or Fermi level pinning could lead to a high electric field at the NiInGaAs-InGaAs 
interface. The band alignment of Ni-InGaAs in contact with In0.53Ga0.47As substrate is 
consistent with XPS results.  
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Fig. 3.8. I-V characteristics measured between Ni-InGaAs pad and Au back-side 
contact to InP of a diode structure (inset). The dimension of Ni-InGaAs pad area is  
100 m×100 m. The Ni-InGaAs/p-In0.53Ga0.47As junction shows rectifying behavior. 
 
3.3 Crystal Structure and Epitaxial Relationship of Ni-InGaAs 
Films formed on InGaAs by Annealing 
3.3.1  Sample Preparation 
The starting 2 inch wafers comprise of a 20-nm-thick p-type In0.7Ga0.3As 
layer (with a doping concentration of ~2×1016 cm-3) on 500-nm-thick p-type 
In0.53Ga0.47As (with a doping concentration of ~2×1017 cm-3) grown on p-type 
(001) InP (with a doping concentration of ~1×1019 cm-3) by molecular beam 
epitaxy. These wafers were purchased from an external vendor. Following native 
oxide removal in dilute hydrofluoric acid (1:100) solution, Ni was deposited on 
the wafers by sputtering using DC power of 200 W at 25 °C. The chamber 
pressure was ~3 mTorr during the deposition. Ni sputter condition employed here 
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is the same as in previous Section. Samples with Ni thicknesses tNi of ~11 nm and 
~28 nm were prepared.  Each of the two Ni-on-InGaAs samples was cut into 
smaller pieces.  The pieces were annealed in a nitrogen ambient in a Rapid 
Thermal Processing (RTP) tool at different temperatures ranging from 200 to 
350 °C.   
 
3.3.2  Ni-InGaAs Formation: Anneal Conditions, Elemental Composition, 
Material Structure and Thickness Ratio of Ni to Ni-InGaAs 
The annealing temperature T and time t are two critical parameters 
affecting the reaction between Ni and InGaAs.  During the rapid thermal anneal, 
Ni with a thickness of tNi reacts with InGaAs to form a Ni-InGaAs layer with a 
thickness of tNi-InGaAs [inset of Fig. 3.9]. The sheet resistances Rsh of the annealed 
samples were measured with a microscopic four-point probe [98]-[99]. Fig. 3.9 
plots the Rsh of samples annealed at temperatures ranging from 200 to 350 °C for 
60 s.  The Rsh of unannealed samples (T = 25 °C) is also included. 
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Anneal for Ni-InGaAs Formation:
Temperature T, time t
 
Fig. 3.9. Sheet resistances Rsh of Ni-on-InGaAs samples annealed at various 
temperatures for a fixed time of 60 s.  The inset shows an illustration of the formation of 
Ni-InGaAs (bottom) by annealing as-deposited Ni-on-InGaAs (top) at temperature T for 
time t. 
 
We observed that no significant reaction occurred at 200 ºC.  The profiles 
of Ni, In, Ga, and As before and after 200 ºC 60 s anneal were obtained using 
Secondary Ion Mass Spectrometry (SIMS), as shown in Fig. 3.10(a) and (b).  
When Ni and InGaAs are brought into contact, a very thin intermixed layer may 
be formed at the Ni/InGaAs interface as implied from the two kinks observed in 
the SIMS profile [Fig. 3.10(a)].  At T = 200 °C, a broader intermixed layer and 
depletion in the as-deposited Ni are observed [Fig. 3.10(b)].  The slight reduction 
in Ni thickness could have caused a slight increase in Rsh at 200 °C.  The 
percentage increase in Rsh after 200 ºC anneal is less significant when tNi is thicker.   
At an annealing temperature of 250 °C and above for t = 60 s, Ni is fully 
consumed as it reacts with InGaAs to form a uniform Ni-InGaAs layer.  Fig. 
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3.10(c) shows the SIMS profile of a Ni-InGaAs layer formed on InGaAs using a 
250 °C 60 s anneal.  A layer containing a relatively homogenous distribution of 
Ni, In, Ga, and As elements on InGaAs layer is observed.  The reaction of Ni with 
InGaAs is complete, as no excess Ni is observed on the Ni-InGaAs.  This is also 
confirmed with XRD, where the peak associated with the as-deposited Ni 
disappears for the sample annealed at 250 C 60 s, as shown in the plot in Fig. 
3.11.   
As the formed layer is thicker than the as-deposited Ni thickness, it can be 
inferred that Ni-InGaAs has a higher resistivity value than Ni, which explains the 
increase in Rsh.  The reaction between Ni and GaAs has been well reported to 
occur at temperatures as low as 220 °C, forming a metastable NixGaAs [85]-[87].  
As annealing at temperatures between 200 and 250 °C was not explored in this 
work, there could also be possibility that Ni can also react with InGaAs at 
temperatures below 250 °C.   
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Fig. 3.10. Negative ion Secondary Ion Mass Spectrometry (SIMS) depth profiles of 
Ni, In, Ga, and As for ~11 nm Ni on InGaAs (a) before and (b) after annealing at 200 °C 
for 60 s. The dotted lines represent the region where Ni and InGaAs could have 
intermixed even before annealing.  (c) Ni, In, Ga, and As positive ion SIMS depth 
profiles of Ni-InGaAs formed at 250 °C for 60 s.  The Ni-InGaAs/InGaAs interface is 
represented by dotted line. 
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For the film formed by annealing Ni/InGaAs at 300 ºC for 60 s, two 
additional peaks associated with Ni4InGaAs2 (101) and (201) were observed in 
the XRD data.  This suggests that there is a slight difference in orientation 
between the film formed at 300 ºC and that formed at 250 ºC.  For the film 
formed at 350 ºC, an XRD peak is observed at 88º, and could be due to a slight 
difference in composition of Ni-InGaAs phase formed. A peak observed at 45.1º 
is believed to be from InNi or Ni11As8. This suggests the formation of a new 
phase at this temperature. A drop in Rsh value above 250 ºC in Fig. 3.9 may 
suggest that a thicker layer was formed or a reaction product with lower resistivity 
value was formed. The former is excluded as observed from the TEM analysis of 
the films [Fig. 3.11]. Therefore, the decrease of Rsh with increasing formation 
temperature is attributed to different bulk resistivities of the films formed.  This 
study focused on a low reaction temperature of 250 °C for Ni-InGaAs formation 
which has been previously shown to form a good ohmic contact on n-type InGaAs. 
The results obtained in this study will be useful for achieving low thermal budget 
contact formation process, as a low thermal budget would be favorable for 














































Fig. 3.11. XRD General Area Detector Diffraction System (GADDS) integrated 
diffraction intensity as a function of 2 (left). TEM images showing the thicknesses of 
films formed at 250, 300, and 350 ºC (right). 
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(i) t = 10 s
(ii) t = 20 s
(iii) t = 30 s
(a) (b)
 
Fig. 3.12. (a) Time evolution of Rsh for ~28 nm of Ni deposited on InGaAs 
annealed at 250 °C.  (b) Transmission electron microscopy (TEM) images of Ni-on-
InGaAs annealed at 250 °C for (i) 10 s, (ii) 20 s, and (iii) 30 s. 
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The annealing time t was varied to study the time evolution of Rsh during 
Ni-InGaAs formation.  A sample with ~28 nm Ni on InGaAs was cut into pieces, 
and each piece was separately annealed at 250 °C for 10, 20, 30, or 60 s.  Rsh 
measurements were then performed using a microscopic four-point probe [98]-
[99].  Fig. 3.12(a) plots Rsh as a function of annealing time.  As the reaction 
between Ni and InGaAs proceeds over time, Rsh increases and then eventually 
saturates.  An increase of Rsh from 8.6 to 22.6 Ω/square (or Ω /□) during the first 
20 s signifies a reaction between Ni and InGaAs.  Rsh saturates when the 
annealing time exceeds 20 s, with almost the same Rsh value obtained for t equals 
to 20, 30, and 60 s.  This indicates that the reaction was completed within 20 s of 
annealing. We confirmed our observation with cross-sectional TEM 
characterization of Ni-on-InGaAs annealed for different durations as shown in Fig. 
3.12(b). This also indicates that the 60 s annealing time used for Rsh comparison 
(Fig. 3.9) is sufficient to ensure all the as-deposited Ni reacted with InGaAs at 
various temperature.   
To quantitatively determine the elemental composition of the Ni-InGaAs 
layer formed by 250 C 60 s anneal, XPS characterization was performed.  Fig. 
3.13 shows the Ni 2p3/2, In 3d5/2, Ga 2p3/2, and As 3d XPS spectra of the Ni-
InGaAs film where the atomic percentages of the elements in Ni-InGaAs were 
determined from the areas under the fitted curves.  The Ni-InGaAs film shows 
average atomic concentrations of ~52%, ~10%, ~13%, and ~25% for Ni, In, Ga, 
and As, respectively. This corresponds to the atomic ratio of Ni : In : Ga : As = 4 : 
1 : 1 : 2.  This result is also consistent with the Energy Dispersive X-ray 
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Spectroscopy (EDX) analysis taken across the Ni-InGaAs film (Ni: In: Ga: As = 
~52 : ~13 : ~10 : ~25), confirming that the phase of the formed layer is 
Ni4InGaAs2.  

































































Fig. 3.13. X-ray Photoelectron Spectroscopy (XPS) spectra of (a) Ni 2p3/2, (b) In 
3d5/2, (c) Ga 2p3/2, and (d) As 3d.  The elemental composition of Ni-InGaAs was 




Fig. 3.14. (a) TEM image of Ni-InGaAs/InGaAs sample where selective area 
diffraction (SAD) pattern shown in (b) was recorded.  The SAD aperture, as indicated by 
a circle, has a diameter of 150 nm.  (c) High resolution TEM image of Ni-
InGaAs/InGaAs with insets showing the corresponding diffraction patterns extracted by 
Fast Fourier Transform.  (d) Unit cell of Ni-InGaAs phase, illustrating the NiAs (B8) 
structure of Ni-InGaAs. 
 
The crystal structure of Ni-InGaAs was investigated with HRTEM and 
XRD.  The selective area diffraction (SAD) pattern shown in Fig. 3.14(b) was 
taken from a cross-section TEM [Fig. 3.14(a)], in the region indicated by a white 
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circle, covering both the Ni-InGaAs layer and the InGaAs layer below.  The 
recorded SAD pattern shows highly epitaxial Ni-InGaAs overlayer formed on 
InGaAs.  By analyzing the diffraction pattern obtained by Fast Fourier transform 
[Fig. 3.14(c)], a hexagonal crystal structure was identified for the Ni-InGaAs film.  
The lattice parameters of Ni-InGaAs was calculated to be a = 0.396  0.002 nm 
and c = 0.516  0.002 nm.  The orientation relationship was further probed with 
XRD pole figure measurement through phi-scan (phi denotes a rotation angle 
around the surface normal to the sample surface) at fixed 2 corresponding to Ni-
InGaAs(110) and InGaAs(220) [Fig. 3.15].  For Ni-InGaAs(110), we observed 
two peaks located 180 apart, indicating diffraction from a single crystal.  This 
suggests that Ni-InGaAs is an epitaxial film throughout.  The epitaxial 
relationship has orientation of Ni-InGaAs [110] //InGaAs [001] and Ni-




Fig. 3.15. X-ray pole figure (left) and the corresponding phi-scan (right) of Ni-
InGaAs and InGaAs obtained from (110) and (220) diffraction planes. 
 
Both the composition and structure of Ni-InGaAs suggest that it adopts a 
NiAs (B8) type of structure [92]-[94].  In the NiAs (B8) structure, transition metal 
atoms form simple hexagonal sub-lattices which interpenetrate with hexagonal 
close-packed sub-lattices of metalloid atoms [92]-[94].  The construction model 
of a Ni-InGaAs unit cell is illustrated in Fig. 3.14(d).  For Ni-InGaAs to possess a 
NiAs structure, the (0, 0, 0) and (0, 0, 1/2) positions are occupied by Ni atoms, 
whereas the (1/3, 2/3, 1/4) and (2/3, 1/3, 3/4) positions are occupied by a gallium 
(or indium) atom and an arsenic atom, respectively.  This is similar to NixGaAs 
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and NixInAs (where 2  x  3) formed by Ni reaction with GaAs and InAs 
respectively, which are also based on the NiAs (B8) structure 
[85],[86],[103],[104]. 
The consumption ratio of metal and silicon has been widely examined for 
nickel silicidation in Si complementary metal-oxide-semiconductor (CMOS) 
technology [105]-[107].  In this study, we also investigated the thickness ratio of 
Ni to Ni-InGaAs formed.  The final Ni-InGaAs thickness is a function of the as-
deposited Ni film thickness, if the Ni is fully consumed in the reaction.  Ni-on-
InGaAs samples with three different Ni thicknesses (~29 nm, ~21 nm, and ~12 
nm) were prepared and annealed at 250 °C for 60 s to ensure all the as-deposited 
Ni was fully consumed and reacted with the InGaAs layer.  The mechanism of Ni 
reaction with InGaAs could be similar to that of Ni/GaAs reaction, in which Ni 
atoms would predominantly diffuse through interstitial sites in the Ni-InGaAs 
phase to reach the Ni-InGaAs/InGaAs interface [108], where solid-state reaction 
between Ni and InGaAs takes place. The reaction process probably involves 
breaking of In (or Ga)-As bonds and formation of In (or Ga)-Ni bonds and As-Ni 
bonds, leading to a transition from zinc blende to hexagonal close-packed (HCP) 























tNi ~ 12 nm
 
Fig. 3.16. TEM images of (a) ~29 nm as-deposited Ni on InGaAs, and (b) ~49 nm, 
(c) ~39 nm and (d) ~21 nm of Ni-InGaAs formed by annealing ~29 nm, ~21 nm and ~12 
nm of as-deposited Ni on InGaAs, respectively. 


































As-deposited Ni thickness t
Ni (nm)  
Fig. 3.17. Plot of Ni-InGaAs thickness versus as-deposited Ni thickness, showing a 
linear relationship.  The thickness ratio of ~1 : 1.7 for Ni to Ni-InGaAs is obtained by 
linear fitting.  Thicknesses of Ni-InGaAs and Ni were determined from TEM images. 
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Ni film with thicknesses of ~29 nm, ~21 nm, and ~12 nm formed Ni-
InGaAs with thicknesses of ~49 nm, ~39 nm, and ~21 nm, respectively, as 
observed from TEM images shown in Fig. 3.16.  Fig. 3.17 plots the resulting Ni-
InGaAs thickness tNi-InGaAs versus as-deposited Ni thickness tNi.  The ratio of the 
Ni to Ni-InGaAs thicknesses is ~1 : 1.7, as obtained from the slope of the fitted 
line.  This means that one thickness unit of Ni reacts with InGaAs to form 1.7 
thickness units of Ni-InGaAs.   
With the thickness ratio of Ni to Ni-InGaAs known, the final Ni-InGaAs 
thickness can be engineered by controlling the as-deposited Ni thickness.  This 
was used to get Rsh as a function of tNi-InGaAs as well as to extract the resistivity of 
the Ni-InGaAs film in the next Section.  The information on thickness ratio, 
tNiInGaAs/tNi (Fig. 3.17) could also be very useful for the process design and 
fabrication of nanoscale InGaAs MOSFETs.  For instance, InGaAs MOSFET 
having a gate length of less than 20 nm, ultra-shallow n
+
/p S/D junctions of less 
than 10 nm would be required, and the thickness of the Ni-InGaAs contact should 
be less than 10 nm. With known thickness ratio, a desired Ni-InGaAs thickness 
can be precisely controlled. 
 
3.3.3  Ni-InGaAs Sheet Resistance Uniformity and Bulk Resistivity 
The Ni-InGaAs film uniformity was investigated by sheet resistance 
mapping of a ~46-nm-thick Ni-InGaAs film. Sheet resistance mapping was 
performed using a microscopic four-point probe [98]-[99], in which the adjacent 
probe tips are separated by ~10 m.  The small probe spacing ensures an accurate 
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Rsh measurement of the Ni-InGaAs film [99].  Rsh measurements were taken at 
121 locations in a 11×11 matrix, in which a 100 m step was taken in both y and z 
directions.  The Rsh scan domain covered a 1 mm  1 mm area.  A contour map 
showing the Ni-InGaAs Rsh distribution in this area is plotted in Fig. 3.18.  
Different grayscale colors were used to represent the Rsh values ranging from 20.5 
to 22.5 /square, with a contour interval of 0.5 /square as shown in the scale bar.  
The Rsh values show very good uniformity.  The mean Rsh is 21.4 /square and 



















































Fig. 3.18. Contour plot of sheet resistance of ~46-nm-thick Ni-InGaAs film in a 1 
mm × 1 mm area as obtained by microscopic four-point probe.  In the scale bar (top right), 
sheet resistance values range from 20.5 /square to 22.5 /square, with an interval of 0.5 
/square.  A schematic diagram (bottom right) shows the microscopic four-point probe 
with probe spacing of ~10 µm used for Rsh measurement. 
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Fig. 3.19. (a) Rsh of Ni and Ni-InGaAs as a function of thickness. (b) The electrical 
resistivity of Ni and Ni-InGaAs extracted from their Rsh values and thicknesses.  The 
thickness of Ni-InGaAs is obtained by multiplying the as-deposited Ni thickness and the 
thickness ratio (1.7) of Ni to Ni-InGaAs. 
 
Furthermore, in order to study the effect of Ni-InGaAs film thickness on 
the electrical resistivity of Ni-InGaAs, Ni films with tNi of ~3, 5, 10, 20, and 27 
nm were deposited on p-type In0.53Ga0.47As on InP substrates.  Rsh measurements 
were performed before and after annealing the samples at 250 °C for 60 s, as 
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plotted in Fig. 3.19(a).  With tNi-InGaAs much smaller than the micro-probe spacing, 
a strong dependence of the measured Rsh on tNi-InGaAs is expected.  The electrical 
resistivity of Ni-InGaAs film (Ni-InGaAs) was deduced from the values of Rsh and 
tNi-InGaAs using  
Ni-InGaAs = Rsh × tNi-InGaAs , (3.3) 
where tNi-InGaAs was determined from tNi and the thickness ratio of Ni to Ni-InGaAs 
obtained earlier.   
Fig. 3.19(b) plots Ni-InGaAs film resistivity as a function of film 
thickness.  The resistivity of Ni-InGaAs is almost a constant at ~102 ·cm for 
tNi-InGaAs ranging from ~10 nm to ~46 nm.  This value is ~5 times higher than that 
of the sputtered Ni film of this work.  The contribution of surface scattering to the 
total resistivity value starts to dominate when the film thickness is less than 10 nm, 
leading to an increase in the resistivity value for thinner films.  The higher 
resistivity values for films thinner than 10 nm should be considered when a thin 
Ni-InGaAs contact layer is used in devices as it contributes to the total series 
resistance. Nonetheless, Ni-InGaAs film can also be considered for S/D extension 
as the Rsh of 5 – 10 nm Ni-InGaAs layer still meets the 10 nm international 
technology roadmap for semiconductors (ITRS) roadmap requirement for shallow 
junctions.  
 Table 3.1 summarizes the comparison between Ni-InGaAs and CoInGaAs. 
The comparison indicates that Ni-InGaAs has better material characteristics 
suitable for InGaAs self-aligned S/D technology than CoInGaAs.  
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Table 3.1 Comparison between Ni-InGaAs and CoInGaAs.  
 Ni-InGaAs CoInGAs 
Formation temperature 250 ºC 350 ºC 







rough interface with 
underlying InGaAs 
Electrical resistivity ~1,020 ∙nm ~945  ∙nm 
Contact resistivity  




) ~3.4 × 10
-5
 Ω∙cm2  ~6.25×10-4 Ω∙cm2  
Availability of selective wet-etchant HCl, HNO3 HNO3 
 
3.4 Summary 
In summary, Ni reacts with InGaAs to form Ni4InGaAs2 (known as Ni-
InGaAs) at a temperature as low as 250 °C. The vacuum work function of Ni-
InGaAs and band alignment at Ni-InGaAs/In0.53Ga0.47As interface were 
investigated using photoelectron spectroscopy (UPS and XPS). The vacuum work 
function of Ni-InGaAs was measured by UPS to be ~5.1 eV. The Fermi level of 
Ni-InGaAs at the interface is aligned near the conduction band of In0.53Ga0.47As. 
Ni-InGaAs forms a good ohmic contact to n-type InGaAs. It is determined that 
Ni-InGaAs has a hexagonal NiAs (B8) crystal structure. It exhibits an epitaxial 
relationship with orientation of Ni-InGaAs [110] //InGaAs [001]and Ni-InGaAs 
[110]//InGaAs [110] . The electrical resistivity of Ni-InGaAs was determined to 
be ~102 ·cm down to tNi-InGaAs of 10 nm, below which the resistivity value 





N-Channel InGaAs Field-Effect Transistors 
on Germanium-on-Insulator Substrates with 
Self-Aligned Ni-InGaAs Source/Drain 
 
4.1 Introduction 
The study of nickel reaction with InGaAs was presented in Chapter 3 and 
reported in Ref. [88]-[89] by the author. A selective wet-etch process to selectively 
remove unreacted Ni without substantially etching Ni-InGaAs was also developed 
and reported in Ref. [109], in which the author also contributed. The next 
important assessment is the adoption of Ni self-aligned metallization in InGaAs 
transistors. This will be presented in this Chapter. 
Most of the high-performance InGaAs MOSFETs were realized on InGaAs 
grown on lattice-matched indium phosphide (InP) substrates [110]-[117]. However, 
InGaAs eventually needs to be integrated on Si substrates for logic applications, 
due to cost considerations. The challenges associated with heterogeneous 
integration of III-V on Si were elaborated in Chapter 1. In this Chapter, the 
integration of InGaAs n-MOSFETs on GeOI on Si platform is explored. 
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In addition, the incorporation of Pt in NiSi and NiGe films has been 
reported to improve the thermal stability of the films [119]-[123]. Hence, the study 
of adding Pt in Ni-InGaAs film is also presented in this Chapter. 
In this Chapter, the electrical contact resistivity of Ni-InGaAs on n-
InGaAs is determined. InGaAs transistor with Ni-InGaAs as self-aligned S/D 
material is demonstrated on InGaAs epitaxially grown on lattice-matched InP 
substrate. This self-aligned Ni metallization scheme is also employed in the 
integration of InGaAs n-MOSFETs on GeOI on silicon substrate. The on-state 
current performance and intrinsic transconductance of InGaAs MOSFETs 
integrated on GeOI on Si substrate are compared with those of InGaAs MOSFETs 
fabricated on InGaAs epitaxially grown on lattice-matched InP substrates, as well 
as on InGaAs directly grown on Si (InGaAs-on-Si) substrates. In addition, the 
effect of Pt incorporation in Ni-InGaAs film is studied by examining the electrical 
and physical characteristics of the film.  
. 
4.2 Extraction of Contact Resistivity  
 In Chapter 3, it was shown that the Fermi level of Ni-InGaAs is aligned 
close to the conduction band of InGaAs and hence it would form a good ohmic 
contact on n-type InGaAs. In this Section, the electrical contact resistivity c of 
Ni-InGaAs on n-type InGaAs is extracted through transfer length method (TLM) 
test structure [124]-[125].  
Schematics summarizing the TLM key fabrication steps are illustrated in 
Fig. 4.1(a). The TLM test structure fabrication went through the following process 
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steps. A wafer consisting of an epitaxial 100-nm-thick n-type In0.53Ga0.47As  (Si-




 on p-type In0.53Ga0.47As  




, grown on 2 inch InP 
wafers (NA of ~1×10
19   
cm
-3
) was used as the starting substrate. Such wafer is 
commercially available and was purchased for this work. A thin SiO2 (~15 nm) 
was deposited on the wafer surface and n-type InGaAs mesas were patterned and 
defined by wet etching with citric acid (citric acid:H2O2 = 20:1)  reaching the p-
type InGaAs layer. The thin SiO2 was then removed and contact holes were 
patterned on the mesas to expose regions where metal pads with various inter-pad 
spacings would be formed. A 10-nm-thick Ni deposition was performed followed 
by lift-off process. Sample was then annealed at 250 ºC in rapid thermal 
processing (RTP) tool for Ni-InGaAs formation. Finally, thick Ni (~200 nm) 
metal pads were deposited on the Ni-InGaAs metal pads to reduce the total 
resistance of the metal. The optical microscope image showing the top view of the 
fabricated TLM structure is shown in Fig. 4.1(b). 
Fig. 4.2(a) shows current-voltage (I-V) characteristics obtained from two 
adjacent metal pads with various contact spacings d. The contact spacings are 3, 4, 
5, 6, 7, 8, 9, 10, 15, 20, 25, 30, 35, 40, 45, 50, and 55 m. The total resistance 
RTotal between contacts for various contact spacings is plotted versus d as shown 
in Fig. 4.2(b). From the RTotal-d plot, the sheet resistance of the n-type InGaAs, 
contact resistance, and transfer length can be obtained. The sheet resistance of the 
n-type InGaAs was extracted from the slope of the plot. The intercept at d = 0 
gives the value of the contact resistance Rc from the two metal contacts. The 
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transfer length LT of the two metal contacts was determined when the total 
resistance is zero.  From these parameters, the contact resistivity c was extracted 
using: 






   (4.1) 
for 0.5 TL L ,  c cR L Z    , 
for 1.5 TL L ,   c c TR L Z    , 





















Fig. 4.1. (a) Schematics of TLM test structure fabrication featuring mesa 
formation, Ni-InGaAs formation, and thick Ni metal pads deposition. (b) Optical 
microscope image showing the top view of the fabricated TLM test structure. L and Z are 
the length and width of Ni-InGaAs metal pad, respectively, while d is the distance 
between two adjacent metal pads. 
77 
 







250 C Ni-InGaAs metal pads
R
c






















Contact Spacing d (m)






3, 4, 5, 6, 7, 8, 9, 10, 15, 20, 
25, 30, 35, 40, 45, 50, and 55 















250 C Ni-InGaAs metal pads
(b)(a)
 
Fig. 4.2. (a) I-V curves obtained from a TLM test structure with Ni-InGaAs metal 
contacts formed at 250 C, showing ohmic behavior on n-In0.53Ga0.47As. (b) Total 
resistance versus Ni-InGaAs contact spacing determined from the I-V curves.  
 
From the intercept of the linear fitted line with the vertical axis [Fig. 
4.2(b)], Ni-InGaAs/n-InGaAs contact resistance of ~301 Ω∙μm is obtained. The 
sheet resistance Rsh,InGaAs of the n-InGaAs and the transfer length are ~26 
Ω/square and 11.4 μm, respectively. Thus, the calculated contact resistivity is 
~3.4 × 10
-5
 Ω∙cm2.  This extracted value suggests that Ni-InGaAs has lower 
contact resistivity than CoInGaAs. The realization of InGaAs n-MOSFETs with 
Ni-InGaAs as S/D material is presented in Section 4.3. 
 
4.3 InGaAs n-MOSFETs with Ni-InGaAs as Self-Aligned S/D 
material  
The fabrication process flow of InGaAs channel n-MOSFETs with self-
aligned Ni-InGaAs S/D is summarized and illustrated in Fig. 4.3. The starting 
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substrate was a 500-nm-thick p-type In0.53Ga0.47As epitaxially grown on p-type 
bulk InP wafer. This was also a commercially available wafer which was 
purchased for this work. After pre-gate cleaning with HCl and NH4OH solutions 
for native oxide removal, the sample was dipped in (NH4)2S solution for surface 
passivation to suppress surface oxidation when transferring the sample to atomic 
layer deposition (ALD) chamber for gate dielectric deposition. ~6 nm aluminium 
oxide (Al2O3) was deposited followed by a post-deposition annealing at 400 ºC 60 
s. Tantalum nitride (TaN) gate electrode was then sputtered, followed by gate 
patterning using optical lithography and etching in Cl2-based plasma. After the 
gate stack formation, sample was dipped in diluted hydrofluoric acid (HF:H2O = 
1:100) to remove Al2O3 at the source and drain region prior to Ni sputter 
deposition. The sputter condition for Ni deposition is the same as the one 
employed in Chapter 3. The sample was then annealed at 250 ºC 60 s for ~40 nm 
Ni-InGaAs formation at source and drain regions. The fabrication process was 
completed with the removal of unreacted Ni using undiluted HCl solution at room 
temperature. HCl was chosen due to its high etching selectivity value of ~15 (etch 
















Pre-gate clean with HCl, NH4OH, 
and (NH4)2S
ALD Al2O3 deposition 
Post-deposition annealing at 400 C
TaN deposition and gate patterning
Ni deposition
Rapid thermal anneal







Fig. 4.3. Process flow and schematics of the key process steps in the fabrication of 
In0.53Ga0.47As n-MOSFETs with self-aligned Ni-InGaAs metal S/D.  
 
Fig. 4.4(a) shows the IDS-VGS and IG-VGS characteristics of a transistor with 
gate length of 2 m at applied drain voltage VDS of 0.1 and 1.1 V. From the linear 
extrapolation of IDS-VGS at VGS where transconductance Gm,ext is maximum, the 
threshold voltage VTH of -0.172 V was obtained for this device. The device 
exhibits an on-state current of ~160 µA/µm at gate overdrive (VGS-VTH) of 2.5 V. 





of the transistor at various gate overdrives (VGS-VTH) from 0 to 2.5 V in steps of 
0.5 V are plotted in Fig. 4.4(b). The device demonstrates good saturation and 
pinch-off characteristics.  
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Fig. 4.4. (a) IDS-VGS and IG-VGS characteristics of a In0.53Ga0.47As n-MOSFET with 
self-aligned Ni-InGaAs S/D. The gate length and gate width are 2 m and 100 m, 
respectively. The gate current is referred to the right axis. (b) IDS-VDS characteristics for 






































Fig. 4.5. Total resistance (RTotal = VDS/IDS) as a function of gate voltage of the same 
device as in Fig. 4.4. IDS is the drain current in the linear regime (VDS = 0.1 V).  Higher 
applied gate voltage causes the channel resistance to reduce which leads to a reduction in 
the total resistance of the device. The resistance at high VGS gives the RS/D value. 
 
The extracted S/D series resistance (RS/D = VDS /IDS at VDS = 0.1) of this 
device was normalized to the gate width which gave 6.4 kΩµm (Fig. 4.5). Ni-
InGaAs S/D layer contributed ~3 kΩµm to the total RS/D as calculated from the 
Ni-InGaAs sheet resistance and the ~50 µm distance between the measurement 
probe and channel edge (lprobe) (inset of Fig. 4.5). This value is ~50% of the 
extracted RS/D, which indicates that there is at least another parasitic resistance 
component other than Ni-InGaAs S/D layer. The resistance component other than 
that of Ni-InGaAs layer is from the contact resistance between Ni-InGaAs and the 
inversion layer of the InGaAs channel. The relatively high contact resistance 
contribution could be due to the following possible reasons: (1) the presence of 
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interfacial dipole at Ni-InGaAs/InGaAs interface (as interpreted from XPS results 
in Chapter 3) causes sharp band bending of InGaAs at the Ni-InGaAs/InGaAs 
interface which contributes to the high contact resistance, (2) the electron barrier 
height between Ni-InGaAs and inversion InGaAs layer is larger than that of Ni-
InGaAs and p-type InGaAs (extracted in Chapter 3).   
The total resistance of this device at VDS and VGS-VTH of 0.5 V is ~16.9 
k∙m. The extracted series resistance ~6.4 kΩµm of this device contributes 
~37.9% to the total resistance of the device. Further optimization can be 
performed to further reduce the resistance contribution from Ni-InGaAs S/D and 
the contact resistance of Ni-InGaAs/InGaAs inversion layer. For instance, the 
resistance contribution from Ni-InGaAs S/D layer can be further reduced by 
placing thick metal plugs very close to the channel to minimize the lprobe spacing. 
For example, 10× reduction of lprobe will lead to 10× reduction in the resistance 
contribution of Ni-InGaAs S/D. On the other hand, the contact resistance between 
Ni-InGaAs layer and InGaAs inversion layer can be further reduced by inserting a 
highly doped n
+
-InGaAs layer [126] in between the two layers. This can lead to 
contact resistance reduction by one order of magnitude [126]. 
Fig. 4.6 shows the extrinsic transconductance Gm,ext of the same device as 
in Fig. 4.4. The peak Gm,ext at VDS of 1.1 V is 150 µS/µm. The peak intrinsic 
transconductance Gm,int was extracted by taking out the effect of RS/D using [127]: 
,int ,
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 is the measured drain conductance. RS and RD are the resistance 
of source and drain, respectively. In long channel device, GD is negligible and 
hence Gm,int equals to
o
mG . The extracted peak Gm,int of this device is ~288.5 µS/µm. 
This extracted Gm,int value is free from series resistance effect and is directly 
related to the carrier mobility. The Gm,int value extracted here together with other 
reported values in the literature, would be used for performance benchmarking 
when InGaAs n-MOSFETs were realized on InGaAs on silicon substrate in 
Section 4.4.  
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Fig. 4.6. Extrinsic transconductance Gm,ext of the same device as in Fig. 4.4 at VDS 




4.4 InGaAs n-MOSFETs Formed on Germanium-on-Insulator 
on Si Substrate 
The InGaAs on GeOI on Si substrate was grown using molecular beam 
epitaxy (MBE) system by our collaborator (Professor S.-F. Yoon’s group) at 
Nanyang Technological University (NTU). GeOI on silicon substrate having a 
(001) Ge surface with a 10 offcut towards <111> was used for the MBE growth. 
Such GeOI substrates are commercially available and may be formed by layer 
transfer of Ge onto a SiO2-covered Si substrate. The GeOI on Si substrate was 
annealed in ultrahigh vacuum at 650 °C for 30 minutes to form double atomic 
steps on the Ge surface prior to the MBE growth. A migration-enhanced epitaxy 
(MEE) of GaAs for ~10 monolayers was then performed at a temperature of 
200 °C.  The double atomic steps coupled with the MEE process significantly 
suppress the formation of anti-phase domains at the III-V/Ge interface and the 
propagation of anti-phase boundary defects in the subsequent III-V layers grown 
on the Ge surface. Furthermore, the low growth temperature prevents 
interdiffusion between Ge and the III-V layers. A 500 nm undoped GaAs buffer 
was then grown, followed by a 1 µm undoped graded InyAl1-yAs metamorphic 
buffer with y varying from 0 to 0.52 from the bottom to the top. The transistor 









) In0.53Ga0.47As, was grown on the 
relaxed InyAl1-yAs surface [128]. The growth temperatures for the GaAs, InyAl1-
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Fig. 4.7. Process flow used in this experiment, including the growth of InGaAs-
on-GeOI and the fabrication of n-channel InGaAs metal oxide semiconductor field-effect 
transistor (MOSFET). Schematics on the right illustrate the self-aligned metallic S/D 
formation scheme employed in the fabrication of transistor on the MBE grown substrate. 
 
The MOSFETs fabrication process flow is similar to the one employed in 
previous Section. Sample wafer was first dipped in HCl and NH4OH solutions for 
surface native oxide removal. This was followed by surface passivation using 
(NH4)2S solution. ~8 nm Al2O3 was then deposited using atomic layer deposition 
(ALD), and annealed at 400 C for 60 s. The gate stack was eventually completed 
with sputter-deposited WN, followed by gate patterning with optical lithography 
and a fluorine-based metal etch. ~30 nm of Ni was then sputtered onto the sample 
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and rapid thermal annealed at 250 C for 60 s to form the Ni-InGaAs S/D contacts. 
The device fabrication process was finally completed by selective removal of the 
unreacted Ni using nitric acid (HNO3:H2O = 1:10) at room temperature. The key 
steps of the process flow are illustrated in Fig. 4.7.  
A cross-sectional TEM image of the MBE-grown layer structure with an 
InGaAs-channel transistor fabricated on it is shown in Fig. 4.8 (left). The root-
mean-square (RMS) surface roughness of the In0.7Ga0.3As layer is ~2.36 nm. 
Figure 4.8 (right) shows a high-magnification image of the fabricated In0.7Ga0.3As 
channel n-MOSFET. The as-deposited Ni reacted with InGaAs layer forming a 
















Fig. 4.8. Cross-sectional TEM image of InGaAs-on-GeOI structure with 
In0.7Ga0.3As channel n-MOSFET fabricated on it (left). High-resolution TEM image of 
the In0.7Ga0.3As n-MOSFET with self-aligned Ni-InGaAs metallic S/D (right). 
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(c) (d)  
Fig. 4.9. (a) IDS versus gate overdrive (VGS-VTH) of an n-MOSFET with 
In0.7Ga0.3As channel and Ni-InGaAs metallic S/D at VDS = 0.1 and 1.2 V.  The gate length 
of the device is 2 µm and the gate width is 100 µm. Transconductance Gm,ext 
characteristic is referred to the right axis. The peak Gm,ext at VDS = 1.2 V is 138.5 µS/µm. 
(b) Log (IDS) and (IG) versus VGS-VTH  of the same device at VDS = 0.1 and 1.2 V (c) IDS-
VDS plot of the same device at various gate overdrives (VGS-VTH) from 0 to 2.5 V. (d) 
Series resistance of InGaAs n-MOSFET with Ni-InGaAs source/drain is compared with other 
reported series resistance of InGaAs n-MOSFETs 
 
 
Fig. 4.9 shows the electrical characterization of the InGaAs surface channel 
n-MOSFET fabricated on GeOI on Si substrate. The IDS-VGS transfer characteristics 
of a transistor with a gate length of 2 µm and gate width of 100 µm were obtained 
at applied drain voltages VDS of 0.1 and 1.2 V [Fig. 4.9(a)]. The device exhibits an 
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on-state current of 203 µA/µm at a gate overdrive VGS-VTH of 2.5 V. This value is 
comparable to those obtained from similar device structures made on InGaAs 
grown on InP substrate [78],[129]-[111].  
 The transconductance Gm,ext is also plotted as a function of VGS-VTH. A peak 
Gm,ext value of 139 µS/µm at VDS = 1.2 V was obtained. The parasitic S/D 
resistance RS/D of this device is ~5.6 k.µm as extracted at high VGS using RS/D = 
VDS/IDS at VDS = 0.1 V. The RS/D of this device is comparable with that of other 
reported InGaAs transistors [Fig. 4.9(d)]. The intrinsic transconductance Gm,int of 
the device is ~227 µS/µm, after correcting for RS/D. The Ion/Ioff ratio of the device is 
around 2 orders of magnitude as shown in Fig. 4.9(b). This Ion/Ioff is limited by 
leakage current flowing from the drain to the gate of the device, and could be due 
to incomplete removal of unreacted Ni. The source-to-drain leakage of this device 
could be lower than this value. Figure 4.9(c) shows the IDS-VDS characteristics of 
the device at gate overdrives from 0 to 2.5 V in steps of 0.5 V. 
Figure 4.10 benchmarks the normalized peak transconductance Gm of 
devices in this work with the state-of-the-art InxGa1-xAs transistors reported in the 
literature [10],[17],[43],[110]-[117].
 
The peak Gm was normalized with the 
equivalent oxide thickness (tox) to account for the difference in high-k dielectric 
thickness in the various reports. The data fits (black solid symbols) very well with 
other reported values on the inverse proportional trend of Gm versus LG. The 
transistors perform as well as other reported InxGa1-xAs channel n-MOSFETs. This 
implies that the MBE-grown InGaAs layer on top of the graded-buffer layer is of 
good quality. In comparison with InGaAs n-MOSFETs made on InGaAs-on-Si 
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substrate (open circles) [110], this Gm,int values are significantly higher. This is the 
first demonstration of InGaAs surface channel n-MOSFET made on InGaAs-on-
GeOI on silicon substrate. Further reduction of the graded buffer layer could 
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Fig. 4.10. Normalized peak transconductance Gm.tox is plotted as a function of gate 
length (LG). Device performance obtained in this work (black solid symbols) is compared 
with those reported in other InxGa1-xAs channel n-MOSFETs in the literature (gray solid 
symbols for x = 0.7, open symbols for x = 0.53). Note that data from Ref. [17],[116]-[117] 
are extrinsic Gm, while those from the other references are intrinsic Gm. The Gm data are 
from various VDS:  VDS = 0.5 V for Ref. [116], VDS = 1 V for Refs. [17],[110],[117], VDS = 
1.1 V for Ref. [111], VDS = 1.2 V for Ref. [43] and this work, and VDS = 2 V for Refs. 
[10],[112]-[115]. Gm.tox obtained in this work is significantly higher than those of 
In0.53Ga0.47As MOSFETs fabricated on Si (open circles) [110]. The connecting dashed 





4.5 Pt Incorporation in Ni-InGaAs Metallization  
The impact of adding Pt in Ni silicide and germanide has been well 
reported [119]-[123]. However, little is known about Pt incorporation in Ni-
InGaAs film. This study investigated the sheet resistance, film morphology, and 
contact resistivity of NiPt-InGaAs. Co-sputtering of Ni and Pt was employed for 
the NiPt-InGaAs formation. 
The starting 2 inch substrates comprise a 500-nm-thick p-type 




) grown on p-type 




) by MBE.  Following the 
native oxide removal in dilute hydrofluoric acid (HF:H2O = 1:100) solution, Ni 
and Pt were co-sputtered onto the substrates. The sputtering DC power for Ni and 
Pt was adjusted so that a targeted Pt concentration in NiPt film was obtained. The 
DC power for Ni and Pt is 400 and 20 W, respectively. The Ar gas flow was set at 
25 sccm and the chamber pressure was kept at ~4 mTorr during the deposition. 
Samples with NiPt thicknesses tNiPt of ~27 nm were prepared. Fig. 4.11 shows 
XPS depth profiling of the co-sputtered NiPt film where ~15 at% Pt was detected.  
The NiPt-on-InGaAs sample was cut into smaller pieces. The pieces were 
annealed in a nitrogen ambient in a Rapid Thermal Processing (RTP) tool at 
various temperatures ranging from 200 to 500 °C. For comparison, Ni-InGaAs 
films formed at same temperature range using the same substrate and Ni thickness 
were also prepared.  
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Fig. 4.11. XPS depth profiling across co-sputtered NiPt film. Pt concentration is 
~15 at%, uniformly distributed in the film. The XPS characterization was done in IMRE 
through service contract. 
 
Fig. 4.12(a) shows the sheet resistance Rsh of NiPt-InGaAs and Ni-InGaAs 
films formed at various temperatures. NiPt-InGaAs formed between 250 and 
350 °C temperature range has ~15% higher Rsh value. A higher Rsh value for NiPt-
InGaAs could be attributed to higher bulk resistivity of the film. At formation 
temperature above 400 °C, NiPt-InGaAs film formed has significantly lower Rsh 
value. While NiPt-InGaAs exhibited low Rsh value at 500 °C, the Rsh of Ni-



























































































































































Fig. 4.12. (a) Sheet resistances Rsh of NiPt (blue symbols) and Ni (black symbols) 
on p-type InGaAs samples annealed at various temperatures for a fixed time of 60 s.  (b) 
Surface roughness of the annealed NiPt and Ni on InGaAs. The as-deposited NiPt and Ni 
films have similar RMS surface roughness of ~0.4 nm as represented by dotted lines.  
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The surface morphology of the annealed NiPt and Ni on InGaAs was 
characterized with atomic force microscope (AFM) scan. No significant 
difference in the surface roughness between NiPt-InGaAs and Ni-InGaAs was 
observed up to 450 °C, as shown in Fig. 4.12(b). The formed films have 
reasonably low surface roughness value of ~0.8 – 1.1 nm. While the low surface 
roughness of NiPt-InGaAs is maintained at 500 °C, Ni-InGaAs has degraded 
surface roughness and surface morphology at this temperature. Fig. 4.13 
compares the surface morphology of as-deposited, 250 °C, and 500 °C formed 
films. ~15 – 20 deep holes were observed on 500 °C formed Ni-InGaAs rough 
surface. This could be due to As or In desorption from the surface during the high 
temperature annealing. On the other hand, NiPt-InGaAs shows a very smooth and 
uniform surface morphology. This indicates the incorporation of Pt into Ni-
InGaAs film improves the thermal stability of this film.  
Fig 4.14 shows the cross-section TEM images of NiPt-InGaAs formed at 
250, 400, and 500 °C. Although the surface roughness of 500 °C formed NiPt-
InGaAs is very good, it has a relatively non-uniform NiPt-InGaAs/InGaAs 
interface as compared with lower temperature formed films. It also forms a much 
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Fig. 4.13. Surface morphology of (a) as-deposited Ni and NiPt films, (b) 250 °C 
annealed Ni and NiPt films, (c) 500 °C formed NiPt-InGaAs and (d) Ni-InGaAs films in 
a 10 m × 10 m area obtained by AFM scan. The cross-section surface topology profile 
















Fig. 4.14. Cross-sectional TEM of NiPt on InGaAs annealed at 250, 400, and 500 
ºC. 
 
The contact resistivity of NiPt-InGaAs on n-type InGaAs was also 
extracted from TLM test structure and compared with Ni-InGaAs as shown in Fig. 
4.15. NiPt-InGaAs shows similar contact resistivity value at low formation 
temperature. The contact resistivity value is maintained over a wider formation 
temperature as indicated by the relatively stable value up to 500 ºC.  
 




































Fig. 4.15. Contact resistivity ρc versus anneal temperature for NiPt-InGaAs and Ni-
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InGaAs n-MOSFETs with self-aligned Ni-InGaAs metallization are well 
demonstrated. In0.7Ga0.3As channel MOSFETs on GeOI on silicon substrate 
employing self-aligned Ni-InGaAs S/D scheme is also realized. The device 
exhibits excellent device performance with an on-state current as high as 203 
µA/µm and an intrinsic transconductance at ~227 µS/µm at drain voltage of 1.2 V. 
These performance parameters are comparable to InGaAs devices made on the 
lattice-matched InP substrate. The normalized transconductance (Gm.tox) compares 
very well with those of other InxGa1-xAs channel n-MOSFETs reported in the 
literature. It is significantly higher than those of In0.53Ga0.47As MOSFETs formed 
on InGaAs directly grown on Si substrate.  The results of this study indicate that 
InGaAs-on-GeOI integration is promising, paving the way for co-integration of 
InGaAs n-MOSFET and Ge-based p-MOSFET on a common platform. In 
addition, the thermal stability and specific contact resistivity of Ni-InGaAs film is 
improved with Pt incorporation in the film. This suggests that Ni(Pt) can be a 
suitable metal for self-aligned S/D metallization not only for Ge and Si, but also 





Process Development for InGaAs-based 
Transistor and Laser Integration on GeOI on 
Si Substrates  
 
5.1 Introduction 
High mobility channel materials for transistors are being pursued in order 
to keep up with increasing chip performance requirement based on Moore’s law 
[1]-[2],[129]. While high mobility channel materials such as III-V and Ge are 
promising to keep up with the requirement for sub-11 nm technology 
[10],[114],[130]-[135], conventional copper line interconnect will eventually 
become insufficient to sustain the increasing bandwidth requirement for data 
transmission within an integrated circuit chip. This is due to several limitations 
attributed to the conventional metal interconnect such as resistive loss, frequency 
dependent loss, dielectric loss, power consumption, etc [136]-[138]. The 
limitations of on-chip metal interconnect make it unsuitable for signal transmission 




 Various approaches to overcome the metal interconnect limitations have 
been pursued [140]-[143]. One of the promising approaches is to use optical 
interconnect as replacement for metal interconnect [144]-[145]. The advantage of 
using photons to replace electrons as signal carrier is that the photon does not have 
resistance R and capacitance C and therefore it will not suffer from a RC delay. 
Thus, higher data rate for signal transmission can be obtained. 
 For optical interconnect to replace the conventional metal interconnect, 
photonic devices such as laser for converting electrical to optical signal, optical 
waveguide for transmitting the optical signal, and photodetector for converting 
optical signal back to electronic signal, are required. An illustration of electronic 
and photonic device integrated system is shown in Fig. 5.1.  
 With recent progress made in the integration of these optical devices on Si, 
inter-chip electronic and photonic device co-integration seems achievable [142]. 
However, it will be even more meaningful and important, from manufacturing cost 
effectiveness viewpoint, if an intra-chip level co-integration, i.e. co-integrating 
electronic and photonic devices on a common substrate, can be realized. In 
addition, the good progress made in the high mobility InGaAs channel transistors 
and the well-established III-V photonic devices can be an advantage for achieving 
high mobility electronic devices co-integrated with photonic devices on same 
substrate. To realize such co-integration, epilayers consisting of transistor and laser 
layers with good material quality grown on Si substrate are required. A well-
designed device layout structure and fabrication process flow are important. Also, 


































Fig. 5.1. An illustration of electronic and photonic device integrated system. The 
optical interconnect constitutes photonic devices such as laser diode, optical waveguide, 
and photodetector. Electrical output from transistor (e.g. of an inverter) is sent through a 
laser diode where the electrical signal is converted to optical signal. The optical signal is 
transmitted through a waveguide and received by a photodetector to convert the optical 
signal back to electrical signal that is received by transistor of another inverter at the 
other end. 
 
 This Chapter focuses on the co-integration of InGaAs-based transistors and 
lasers on common substrate. Some key achievements towards realizing InGaAs-
based transistor and laser integration on a common platform are presented. The 
various challenges and efforts are also discussed. These include designing the layer 
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structure of the substrate for transistor-laser integration, establishing the device 
layout structure, fabricating InGaAs n-MOSFETs on the grown substrate, 
characterizing the electrical output of the fabricated transistors, and investigating 
the impact of material growth defect on transistors’ electrical output characteristics. 
This is a collaboration work with Professor S.-F. Yoon’s group at Nanyang 
Technological University (NTU). Our collaborator contributed to the growth of 
materials by molecular beam epitaxy (MBE) growth and is currently developing 
laser fabrication process which will be briefly presented in this Chapter. The 
results of this Chapter are a crucial milestone for enabling the realization of 
InGaAs-based transistor and laser device co-integration at the intra-chip level. The 
results of this Chapter also provide an important understanding on the effect of 
material growth defects in InGaAs layer on the transistor performance. 
 
5.2 Design Concept 
5.2.1    Layer Structure of Substrate for Transistor-Laser Integration 
The layer structure of the substrate for transistor-laser integration was 
carefully designed for this experiment. Germanium-on-insulator (GeOI) on silicon 
substrate with a 10 offcut towards <111> was used as the starting substrate for 
the MBE growth. The layer sequence of the substrate for transistor-laser 
integration was prudently planned by considering lattice constant between two 
adjacent layers to minimize large lattice mismatch. Laser layers comprising 
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Fig. 5.2. (a) Structure of epilayers grown on GeOI substrate for transistor-laser 
integration. (b) Transmission electron microscopy (TEM) image of the grown substrate. 
(c) Optical microscopy image showing the surface of the grown substrate where defects 
are observed. 
 
were the first material system to grow. This was followed by transistor channel 
layer, which comprises In0.7Ga0.3As layer. 





) GaAs was the first grown layer due to its lattice constant 
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) GaAs/AlGaAs superlattice (SL) layers to filter threading 
dislocations induced by stress/strain due to lattice mismatch between GaAs and the 
subsequent laser layers [36],[146]. Next, laser layers which have relatively small 





) Al0.3Ga0.7As bottom cladding layer, an n-type bottom graded-index 
separate confinement heterostructure (GRINSCH) AlzGa1-zAs (z = 0.3 to 0) layer, 
three-period In0.2Ga0.8As/GaAs QW layers, a p-type upper GRINSCH AlzGa1-zAs 




) Al0.3Ga0.7As top cladding layer. 




) GaAs layer and InyAl1-yAs 
metamorphic buffer layer (y varying from 0 to 0.52) were grown to obtain the 
lattice constant close to that of transistor layer (InGaAs). This GaAs layer would 
also act as an etch stop layer in the device fabrication process (to be discussed in 





) In0.7Ga0.3As was grown on the relaxed InyAl1-yAs surface. 
Using InAlAs as buffer layer helps to reduce the source-to-drain leakage current of 
InGaAs transistors due to the wide bandgap of InAlAs [as illustrated in Fig. 5.2(a)].  
The transmission electron microscopy (TEM) image of the grown substrate 
for transistor-laser integration is shown in Fig. 5.2(b). Visible defects were 





. The presence of defects in the grown substrate would impose some 
restrictions on the fabrication process steps. This will be further discussed in 
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Section 5.2.3. In addition, the impact of growth defect on transistor electrical 
performance is also studied in section 5.4. 
 
5.2.2 Device Layout Structure for Transistor and Laser Co-Integration 
For a laser diode to produce optical output light from electrical input 
current, a typical minimum threshold current (Ith) is required. The Ith of a laser 
diode depends on parameters related to the material system and the dimension of 
the laser active layer as expressed by  





  (5.1) 
where n is the injected carrier concentration, q is the electronic charge, sp the 
carrier life time related to spontaneous recombination, dlas is the thickness of the 
QW active layer, Llas is the length of the laser active layer, and Wlas is the width of 
the laser active layer [147].  
 A typical threshold current density of In0.2Ga0.8As/GaAs QW laser diode 
with Al0.3Ga0.7As cladding is ~900 A/cm
2 
[148]. Based on the width and the length 
of the laser active layer designed in this work, this corresponds to ~50 mA for the 
same material system. To obtain such high output current from transistor, transistor 
structure with small gate length (LG) or large gate width (W) can be employed, as 





















































VDS1 VDS2 VDS3 VDS4
 
Fig. 5.3. (Left) schematic showing the top view of a transistor-laser integrated 
circuit layout. The author involved in the discussion on the mask layout design although 
the drawing of the actual mask layout was not done by the author. Line A-A’ and B-B’ 
are cross-section along which the schematics in Fig. 5.4 and 5.6 were drawn. The 
corresponding symbols (right) illustrate the connection of the four transistors to a laser. 
 
where  is the carrier mobility, Cox is the oxide capacitance, VGS and VTH is the 
gate voltage and threshold voltage, respectively.   
 For this work, transistors with large gate width were implemented to 
achieve high absolute value for the output current. Fig. 5.3 (left) depicts device 
layout structure for the transistor-laser integration. Four transistors are connected 
to a laser device. The configuration of the designed circuit allows current flowing 
from one transistor up to four transistors to a laser diode as illustrated in Fig. 5.3 
(right). The details of fabrication process flow to realize the transistor-laser 




5.2.3 Device Fabrication Process Flow of the InGaAs-based n-MOSFETs and 
QW Lasers  
The process flow was designed to begin with the fabrication of transistors 
followed by lasers. Presence of defects [Fig. 5.2(c)] in the substrate makes it 
unsuitable for a fabrication process that requires numerous wet etching steps. Wet 
etching process steps can cause severe etching through the defects of the epilayers 
[149]. Therefore, the transistor fabrication flow minimizes use of wet etching steps. 
For this reason, self-aligned source/drain (S/D) contact metallization that relies on 
chemical wet etch process for the removal of unreacted metal was not employed. 
Instead, non-self-aligned scheme with Si doped S/D and PdGe metal contacts were 
used.  
Fig. 5.4 illustrates the transistor fabrication process flow designed and 
implemented in this work. The sample went through pre-gate clean in HCl and 
NH4OH solutions for native oxide removal, and (NH4)2S surface passivation for 
preventing surface oxidation. It was then quickly loaded into atomic layer 
deposition (ALD) chamber for ~6 nm of Al2O3 gate dielectric deposition. Post-
deposition annealing at 400 C for 60 s was performed followed by tantalum 
nitride (TaN) gate electrode sputter deposition [Fig. 5.4(a)-(b)]. The gate was 
patterned by optical lithography and etched in Cl2-based plasma [Fig. 5.4(c)].  
 Si-doped S/D layer, InGaAs mesa, and PdGe non-self-aligned metal 
contacts were next formed [Fig. 5.4(d)-(f)]. The sample was patterned by optical 
lithography to expose the S/D regions for Si dopant implantation. The Si implant 




 and 10 keV, respectively. The implant was 
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carried out at 7 tilt to minimize dopant channeling. The sample was rotated during 
the implant process at 0, 90, 180, 270 about axis normal to sample surface to 
obtain uniform doping. The expected Si implant range and straggle are ~12 and ~7 
nm, respectively, as obtained by simulation of stopping and range of ions in matter 
(SRIM) [150]. Since InGaAs layer is only 10 nm thick, the implanted Si dopants 








(b) Gate Deposition(a) Material Growth
(c) Gate Patterning (d) S/D Formation
(e) Mesa Formation (f) PdGe Contact Formation
































Etch InAlAs buffer layer 
to reach laser layers
 
Fig. 5.4. Schematics showing transistor fabrication process flow. Schematics are 
drawn along line A-A’ in Fig. 5.3. 
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deposited followed by an activation annealing at 600 C for 60 s to complete the 
Si-doped S/D formation [Fig. 5.4(d)]. 
InGaAs mesa was formed by optical lithography patterning and Cl2-based 
plasma etching [Fig. 5.4(e)]. This InGaAs mesa would provide isolation between 
transistors. The sample was next patterned for PdGe metal contact formation at the 
S/D regions. The SiO2 was removed using dilute hydrofluoric (DHF) acid 
(HF:H2O = 1:100), which was then immediately followed by Pd (40 nm) and Ge 
(90 nm) e-beam evaporation and lift-off process to form Pd/Ge metal pads. 
Annealing at 400 C for 10 s was next performed for the formation of PdGe metal 
contacts [Fig. 5.4(f)]. The annealing process allowed Ge to diffuse down to react 
with Pd and excess Ge would dope InGaAs at PdGe/InGaAs interface [47]-[49].  
The transistor fabrication process was completed with a lithography step followed 
by DHF dip to remove the SiO2 on the TaN gate pad for device characterization. 
Fig. 5.5 shows the scanning electron microscopy (SEM) images of a transistor 
after going through various key process steps. Fabricated transistors were 
characterized before continuing with laser fabrication steps. The results are 






















Fig. 5.5. Scanning electron microscopy (SEM) images showing a transistor after 
(a) gate formation, (b) Si implant and PdGe contact formation, (c) InGaAs mesa 
formation and SiO2 removal on the gate pad. The completed transistor formation is 
shown in (d). 
 
Another important step to be considered is the InAlAs buffer layer removal 
[Fig. 5.4(g)] to expose laser layers at region where lasers would be fabricated. HCl 
solution (HCl:H2O = 3 : 1) was used for the wet etching of InAlAs buffer layer due 
to its high etch selectivity of InAlAs over GaAs. Hence, GaAs would act as an etch 
stop layer.   
The etching process was carefully monitored to ensure complete removal 
of the InAlAs buffer layer. Since HCl solution does not etch GaAs, the InAlAs 
etch depth would eventually saturate with longer etch time once InAlAs layer was 
completely removed. Fig. 5.6 shows InAlAs etch depth as a function of etch time  
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Fig. 5.6. Etch depth versus etch time of InAlAs buffer layer in HCl:H2O = 3:1 
solution. 
 
where the InAlAs etch depth was determined using step profiler after a duration of 
etch time. The etch depth increased with longer etch time and saturated after 45 s 
of etching, indicating complete removal of InAlAs buffer layer. 
Before proceeding with laser fabrication steps, a thick 400 nm of SiO2 was 
deposited on the sample using plasma enhanced chemical vapor deposition 
(PECVD) [Fig. 5.7(a)]. The thick SiO2 would protect the fabricated transistors 
during the laser fabrication process. The SiO2 in the laser region was then removed 
with buffered oxide etch (BOE) solution [Fig. 5.7(b)] which would be followed by 
laser waveguide (rib) formation by wet etching of GaAs and AlGaAs [Fig. 5.7(c)]. 
B-staged bisbenzocyclobutene (BCB) polymer would be used to fill in the gap next 
to the rib to get a flat surface with respect to the rib [Fig. 5.7(d)]. A flat surface 
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was needed to ensure continuous metal line connecting transistors to lasers, which 
would be formed last. The formation of mirror facet would then be performed by 
dry etching [Fig. 5.7(e)]. Lastly, Ni/Ge/Au/Ni/Au metal contact to n-type GaAs 
would be formed and Ti/Au metal line would be deposited to connect the source 
metal pad of InGaAs transistors to p-type GaAs of the lasers [Fig. 5.7(f)-(g)]. The 
complete transistors-laser integrated circuit obtained with the abovementioned 
process steps is illustrated in Fig. 5.3. Note that the laser fabrication process is still 










(a) Thick SiO2 deposition
Laser Fabrication
(b) SiO2 removal at laser region
(c) Rib formation
(d) BCB planarization
(e) Mirror facet formation (f) Contact formation to n-type GaAs





































Fig. 5.7. Schematics showing laser fabrication process flow, following the 
completed transistor formation (line A-A’) in Fig. 5.4. The process steps of laser 
fabrication are drawn along line B-B’ in Fig. 5.3. 
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5.3 Electrical Performance of In0.7Ga0.3As Transistors 
Fabricated on Grown Substrate for Transistor-Laser Integration 
The drain current IDS versus gate voltage VGS of transistor with gate length 
of 2 m at applied drain voltage VDS of 0.1 and 1.2 V is shown in Fig. 5.8(a)-(b). 
The device exhibits an on-state current of ~152 µA/µm at gate overdrive (VGS-VTH) 
of 2.5 V.  
The device of this work suffers from high off-state leakage, leading to 
Ion/Ioff ratio of ~2 orders of magnitude at VDS of 1.2 V. The high off-state leakage 
current is the result of poor subthreshold swing (gate voltage required to change 
the drain current by one decade) that is caused by poor gate dielectric/InGaAs 
interface due to high surface defect density of the grown InGaAs channel layer.
 
 
The IDS-VDS of the transistor at various gate overdrives (VGS-VTH) from 0 to 
2 V in steps of 0.2 V are plotted in Fig. 5.8(c). It exhibits well-behaved output 
characteristics despite the high off-state leakage. 
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Fig. 5.8. (a) IDS-VGS of In0.7Ga0.3As channel n-MOSFET on transistor-laser 
integrated substrate obtained at VDS = 0.1 and 1.2 V. The gate length of the device is 2 µm 
and the gate width is 100 µm. (b) Log (IDS) versus VGS of the same device at VDS = 0.1 and 





































Fig. 5.9. Total resistance (RTotal = VDS/IDS) as a function of gate voltage of the same 
device as in Fig. 5.8. IDS is the drain current in the linear regime (VDS = 0.1 V).  S/D series 
resistance RS/D of ~76.3 Ω is extracted at higher applied gate voltage when the channel is 
completely turned on and the total resistance is mainly contributed by S/D resistance. The 
normalized RS/D to the device gate width (W = 100 µm) is ~7.6 kΩµm. Inset shows the 
schematic of a non-self-aligned transistor where metal contact is l distance away from 
channel region. The l spacing of this device is 5 m. 
 
The S/D series resistance (RS/D = VDS /IDS at VDS 0.1) of the device is ~7.6 
kΩµm as extracted from RTotal versus gate voltage VGS [Fig. 5.9]. The extracted 
RS/D is mainly contributed by PdGe/n
+
-InGaAs contact resistance (Rc) and the 
resistance of Si-doped n
+
-InGaAs/InAlAs (RSi-doped) at source and drain regions 
due to the non-self-aligned process (inset of Fig. 5.9).  
From transfer length method (TLM) test structure fabricated on the same 
substrate, the contact resistance between PdGe and n
+
-InGaAs layer (Rc), and the 
sheet resistance of n
+
-InGaAs/InAlAs (Rsh) were extracted. It should be noted that 
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the TLM test structure went through the same Si-implant and PdGe formation 
process as the fabricated transistors. Fig. 5.10(a) shows I-V characteristics 
obtained from two adjacent PdGe metal pads with various contact spacing. The 
extracted total resistance is plotted as a function of contact spacing d [Fig. 
5.10(b)]. The 2Rc and Rsh values are extracted from the intercept and slope of the 
fitted line, respectively. The 2Rc and Rsh values are 35.1  and 412.3 /, 
respectively. The 2Rc value normalized to the contact width gives ~3.51 k.m. 
The normalized 2Rc value represents the contact resistance between PdGe and n
+
-
InGaAs at both source and drain regions in the transistor. RSi-doped can be 
calculated from the extracted Rsh value using  
RSi-doped = [(l/W) × Rsh] × W, (5.3) 
where RSi-doped (Ω∙m) is the source or drain resistance between the edge of PdGe 
contact and the edge of InGaAs channel after normalizing by device gate width (W 
= 100 μm), l is the spacing distance between the edge of PdGe contact and the 




 The normalized 2RSi-doped value is 4.12 k.m, representing n
+
-
InGaAs/InAlAs resistance between PdGe and channel from source and drain sides. 
The two values sum up to ~7.63 k.m, consistent with the extracted RS/D in Fig. 
5.9. Rc and RSi-doped  contribute 46% and 54% of the total RS/D, respectively.  
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Fig. 5.10. (a) I-V curves measured between two adjacent PdGe metal contacts with 
different contact spacing formed on n
+
-InGaAs/InAlAs. (b) Plot of total resistance 
between two PdGe metal contacts as a function of the contact spacing.  The intercept 
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Fig. 5.11. Extrinsic transconductance of the same device as in Fig. 5.8.   
 
Fig. 5.11 shows the extrinsic transconductance Gm,ext of the device depicted 
in Fig. 5.8. The peak Gm,ext value is 139 µS/µm at VDS = 1.2 V. The peak intrinsic 
transconductance is obtained by taking out the effect of RS/D using Equation (4.2) 
in Chapter 4 [127]. The peak intrinsic transconductance (Gm,int) of the device is 
~279 µS/µm at VDS = 1.2 V. This value compares very well with InGaAs n-
MOSFET made on InGaAs-on-GeOI on silicon substrate in Chapter 4. 
In order to gain a much higher output current sufficient to meet the ~50 mA 
threshold current required by laser, transistors with large width were characterized. 
Fig. 5.12 shows the fabricated large-gate-width transistors. In a block of transistors 
that will be connected to a laser, there are four transistors with each two of them 















Fig. 5.12. Optical microscopy image of the fabricated transistors having large gate 
width (W = 720 m). The transistors were fabricated by the author using the substrate 
illustrated in Fig. 5.2. 
 
Fig. 5.13 shows the electrical performance of a large-gate-width transistor 
with gate length of 2 µm obtained at applied voltages VDS of 0.1, 1.2, and 2 V. The 
device exhibits on-state current of 43 mA and 70 mA at VDS of 1.2 and 2 V, 
respectively. This on-state current is higher than the threshold current required to 
turn on the laser.  
 Two options for supplying current to a laser are available, i.e. two 
transistors supplying current at VDS = 1.2 V or a transistor supplying current at VDS 
= 2 V. Fig. 5.14 shows the on-state drain current distribution of large-gate-width 
transistors at VDS = 2 V. The output drain current of the transistors is in the range 
of 65 – 70 mA. The output drain current values are ~30% higher than the 50 mA 
threshold current required by the designed laser. This suggests that the width of the 
transistor of this work is appropriate and sufficient for pumping laser. 
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Fig. 5.13. IDS-VGS of a large-gate-width In0.7Ga0.3As transistor measured at VDS = 0.1, 
1.2, and 2 V.  The gate length of the device is 2 µm and the gate width is 720 µm.  
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Fig. 5.14. Statistical plot showing the distribution of drain current at gate overdrive 
(VGS-VTH) of 2.5 V and VDS of 2 V. The drain current is in the range of 65 – 70 mA. The 
yield of the transistor fabrication is ~90%. ~50 transistors were measured for this plot.  
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The laser diode fabrication which is undertaken by our collaborator is the 
final component to accomplish successful realization of transistor-laser co-
integration. Currently, one of the challenges faced in the laser fabrication is the 
formation of a smooth mirror facet using anisotropic dry etching. Efforts in 
optimizing the anisotropic dry etching are currently on-going. Fig. 5.15 shows an 
SEM image of a laser fabricated with non-optimized dry etching recipe. The rough 













Fig. 5.15. SEM image of a laser fabricated with non-optimized anisotropic dry etch 





5.4 Impact of Growth Defects on The Electrical Performance of 
InGaAs transistor 
High quality InGaAs layer can be obtained by growing InGaAs layer on 
lattice-matched substrate, such as InP substrate. However, heteroepitaxial growth 
of InGaAs layer on Si substrate (lattice mismatch of 8%) with material quality 
comparable with that grown on lattice-matched substrate is still a challenge. While 
direct growth of InGaAs on Si can be avoided by using GeOI on Si substrate as 
starting substrate and by employing graded buffer technique for stress relaxation, 
the grown InGaAs layer is still far from defect free.  
For InGaAs transistor formed on lattice-matched substrate, InGaAs surface 
dangling bonds are the main material defects that can cause detrimental effect on 
transistor electrical performance. Surface dangling bonds that are not well 
passivated right before gate-dielectric deposition will lead to interface traps 
formation, which can degrade the subthreshold slope and the on-state current of 
InGaAs transistor [151].  
For InGaAs transistor formed on InGaAs heteroepitaxially grown on Si 
substrate, growth defects also need to be considered. However, the impact of 
growth defects on InGaAs transistor electrical performance has not been reported 
so far. In this section, the impact of common defects associated with heteroepitaxy 
growth, that are likely to be present in InGaAs layer (e.g. threading dislocations, 
surface steps, plane defects [152]-[157]) on InGaAs transistor electrical 
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performance is studied by means of two-dimensional (2-D) and three-dimensional 
(3-D) numerical simulations.  
Threading dislocations, surface steps, and plane defects are primarily 
originated from misfit dislocation due to stress/strain relaxation during the 
heteroepitaxial growth process. These defects in InGaAs were modeled as electron 
traps (acceptor character, trap energy = 0.67 eV above valence band) and hole 
traps (donor character, trap energy = 0.32 eV and 0.4 eV above valence band) in 
the simulation [158]-[160].  
The effect of electron and/or hole traps on the InGaAs transistor IDS-VGS 
characteristics was first studied using 2-D Taurus Medici simulator [161]. InGaAs 
transistors without and with a column of traps (electron traps or hole traps or 
electron and hole traps) placed in the center of the gate length were simulated. The 
transistor structure used in this simulation is depicted in Fig. 5.16. The effect of 










Fig. 5.16. Schematic of InGaAs device structure used in 2-D simulation. The 
thicknesses of Al2O3 and In0.53Ga0.47As used in the 2-D simulation are 5 nm and 100 nm, 
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Fig. 5.17. IDS-VGS characteristics of 2-D simulated InGaAs transistors with the 
presence of (a) electron trap (acceptor characteristic), (b) hole trap (donor characteristic), 
and (c) electron and hole traps located at various energy positions. 
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(e) (f) (g)  
Fig. 5.18. Potential diagram of InGaAs at 2 nm below channel surface from source 
to drain for transistor with (a) no trap, (b) electron trap (Ei+0.2 eV), (c) electron trap 
(Ei+0.3 eV), (d) hole trap  (Ei), (e) hole trap  (Ei-0.2 eV), and (f) electron  (Ei+0.4 eV) and 
hole traps  (Ei-0.05 eV, Ei+0.03 eV). 
 
Electron traps (acceptor character) are neutral when traps are empty, and 
negatively charged when traps are filled/occupied. The occupancy of traps is 
higher for trap energy position closer to valence band. Electron traps closer to 
valence band, therefore, create a relatively higher potential barrier [Fig. 5.18(a-c)] 
seen by carrier moving from source to drain when the transistor is inverted. This 
results in transistor with much lower on-state current as compared with that of no 
trap, under same positive gate voltage [Fig. 5.17(a)]. 
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On the other hand, hole traps (donor character) are positive charged when 
traps are empty, and neutral when traps are filled. Unfilled hole traps create barrier 
lowering [Fig. 5.18(e-g)] which leads to higher subthreshold current and 
subthreshold slope [Fig. 5.17(b)]. When both electron and hole traps are present, 
degradation in both subtheshold slope and on-state current are observed [Fig. 
5.17(c)]. 
Next, 3-D Technology Computer Aided Design (TCAD) Synopsys 
Sentaurus simulation [162] was carried out to model threading dislocation (TD), 
surface steps, plane defects in InGaAs transistor, and to study the effects of these 
defects on the IDS-VGS characteristics. Fig. 5.19 shows the simulated 3-D InGaAs 
transistor device structure. TD was modeled as electron and hole traps arranged in 
one column of atoms. Extension of TD forming a dislocation segment was also 
modeled as electron and hole traps arranged in a few columns of atoms. Surface 
steps are modeled as a row of electron and hole traps on InGaAs surface. Plane 
defects are modeled as a plane of electron and hole traps in InGaAs channel 



















Fig. 5.19. Schematic of InGaAs device structure used in 3-D simulation. The 
thicknesses of Al2O3 and In0.7Ga0.3As used in the 3-D simulation are 6 nm and 10 nm, 
respectively. The placement of traps to represent threading dislocation, dislocation 
segment, surface steps, and plane defect are illustrated. 
 
The IDS-VGS characteristics of InGaAs transistor with various TD spacings 
are shown in Fig. 5.20(b). The effect of TD becomes significant for TD spacing 
below 50 nm. The subthreshold slope is degraded by 20% with TD spacing of 50 
nm. However, comparable on-state currents for various TD spacings are observed. 
This can be explained by the tendency of carriers to avoid potential barrier created 
by a TD and to flow in between TDs where the potential is relatively low. 
Extending a TD to form a dislocation segment has negligible effect on the IDS-VGS 
characteristics as shown in Fig. 5.20(c). 
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Fig. 5.20.  (a) Illustration of trap placement to model threading dislocations and 
dislocation segments. IDS-VGS characteristics of 3-D simulated InGaAs transistors with (b) 
threading dislocations with varying spacing and (c) dislocation segments with varying 
length. 
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Fig. 5.21. (a) Illustration of trap placement of lines of surface steps and defect 
planes. IDS-VGS characteristics of 3-D simulated InGaAs transistors with various number 
of (b) lines of surface steps and (c) plane defects. 
 
Surface steps lying from source to drain have an effect on the subthreshold 
region of the IDS-VGS characteristics when the number of lines increases [Fig. 
5.21(b)]. When gate voltage is biased in depletion regime, the potential along the 
line of traps is lowered and thus allowing current to flow. Increasing the number of 
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lines allows higher current conduction that contributes to the higher subthreshold 
current observed. The on-state current reduction observed is likely to be caused by 
narrower line spacing. The potential at region in between neighboring lines has 
higher influence by the potential barrier created by the lines of traps when the line 
spacing is small. It is observed that transistor with four lines of surface steps with 
50 nm spacing has 33% degradation in subthreshold slope and ~20% reduction in 
on-state current.  
Plane defect extending from source to drain has the largest effect on the 
subthreshold characteristics as shown in Fig. 5.21(c). Two slopes (Strap and Sno-trap) 
were observed in the subthreshold region of the IDS-VGS characteristics. The slope 
(Strap) with the least steep gradient is contributed by current conduction through 
traps. When gate voltage (VG) is biased in depletion regime, the potential along 
plane defect is lowered due to the present of traps and thus allowing current 
conduction from source to drain. This contributes to the high current observed in 
this regime as compared with that of no-trap. The slope Strap suggests that the 
current conduction through traps is gate dependent. The small gradient of Strap 
implies that the current conduction through defected region has weak gate control.  
As gate voltage is increased, the slope (S’) deviates from Strap. This is due 
to current conduction at region away from defected region starts to dominate. It is 
observed that S’ has gradient larger than Sno-trap due to the influence of current 
flowing through defects. Slight reduction of on-state current of ~7% is also 
observed. With larger number of plane defects, larger deviation of S’ from Sno-trap 
which results in smaller gradient of S’ is observed.  
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Fig. 5.22 shows experimental IDS-VGS data of two InGaAs transistors 
fabricated using same process conditions on InGaAs layer grown on GeOI on Si 
substrate with different growth conditions. The fabrication process flow and the 
epilayer structure grown are elaborated in section 5.2. From the cross-sectional 
TEM images of the two grown sample (not shown), the defect density of the two 








 by counting the number of 
defect reaching InGaAs surface. The type of defects (TD or dislocation segment or 
plane defect) cannot be distinguished from the cross-sectional images. 
Nevertheless, the ~100 difference in the density estimation suggests that one is of 
poorer quality than the other. The effect of growth defects on transistor IDS-VGS 
characteristics as shown in the 3-D simulation results can explain the similar 
characteristics observed in the experimental data in Fig. 5.22. Two slopes were 
observed in the subthreshold region of the experimental IDS-VGS plot. The slope 
Strap suggests possible existence of high density of traps, such as plane defect, from 
source to drain in the InGaAs channel layer. The gate-dependent current 
conduction through defects causes the large subthreshold slope of the two 
transistors. Transistor on InGaAs layer with higher defect density would have 
larger subthreshold slope. 
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Fig. 5.22. IDS-VGS of In0.7Ga0.3As transistors measured at VDS = 0.1, 1.2, and 2 V.  
The gate length of the device is 2 µm and the gate width is 720 µm. Black and gray solid 












This Chapter presents several key works to address various challenges for 
the co-integration of InGaAs-based transistors and lasers on common GeOI on 
silicon platform. The design of layer structure of the substrate for transistor-laser 
integration, device layout structure, fabrication of InGaAs n-MOSFETs on the 
grown substrate, and electrical characterization of the fabricated transistors are 
discussed. The InGaAs n-MOSFETs formed on the grown substrate exhibit 
sufficiently high on-state current for pumping the lasers. The effect of growth 
defects on InGaAs transistor electrical performance is also studied. The results in 
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this Chapter are important and have contributed to progress towards InGaAs 
transistor integration in Si CMOS and the co-integration of high mobility 






Conclusion and Future Works 
 
6.1 Conclusion 
The continuous down-scaling of Si-based complementary metal-oxide-
semiconductor (CMOS) devices has enabled higher device packing density and 
performances. However, the performance enhancement will soon be limited by the 
fundamental limit imposed by the material properties of Si. Higher mobility 
material is needed to replace silicon channel material for future logic application. 
For n-channel metal-oxide-semiconductor field-effect-transistors (n-MOSFETs), 
III-V compound semiconductor, such as InxGa1-xAs (also denoted as InGaAs), is 
the most matured and suitable channel material. 
Before InGaAs can be introduced in future CMOS technology node, 
several key challenges which include poor interface quality of InGaAs gate stack, 
issues related to the scaling of InGaAs transistors, lack of source/drain (S/D) 
contact technology compatible with Si CMOS, and issues related to heterogeneous 
integration of InGaAs transistors on Si platform, should be addressed. 
Moreover, the high performance benefit of InGaAs n-MOSFETs should not 
be offset by limitations associated with scaled metal interconnect. One promising 
approach to overcome the metal interconnect limitations is by replacing it with 
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optical interconnect. However, the integration of high mobility transistors and 
optical devices, preferably at the intra-chip level, needs to be realized. 
This thesis has explored new contact technology suitable for InxGa1-xAs n-
MOSFETs, the integration of InxGa1-xAs n-MOSFETs on Si platform, and key 
works for the co-integration of InGaAs-based electronic and optical devices on a 
common Si platform. The main contributions of this thesis are summarized in next 
Section.  
 
6.2 Contributions of This Thesis 
6.2.1 CoInGaAs as a Novel Self-Aligned Metallic Source/Drain Material for 
Implant-less In0.53Ga0.47As n-MOSFETs 
In Chapter 2, self-aligned metallization analogous to silicidation process 
for InGaAs n-MOSFET using Co was successfully demonstrated [162]-[163]. The 
demonstration involved the study of Co reaction with InGaAs forming CoInGaAs 
metallic material, the investigation of chemical etchants for the removal of Co 
over CoInGaAs, and the adoption of self-aligned metallization of Co in InGaAs 
transistors. The realization of InGaAs n-MOSFETs with self-aligned metallic S/D 
allows the formation of metallic material close to the channel, thus eliminates the 
resistance contribution from n-doped InGaAs in between metal contact pad and 
channel that normally exists in InGaAs transistors with non-self-aligned scheme. 
In0.53Ga0.47As n-MOSFETs with CoInGaAs S/D show reasonably well-behaved 
output characteristics. Several drawbacks of using CoInGaAs as S/D material 
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such as high off-state leakage and contact resistance were observed. These were 
later solved by exploring alternative metal for the self-aligned metallization.  
 
6.2.2 Material Characterization of Ni-InGaAs as a Contact Material for InGaAs 
Field-Effect Transistors 
In Chapter 3, an alternative material, such as Ni, was explored for self-
aligned metallization of InGaAs [88]-[89]. This Chapter presents the study of Ni 
reaction with InGaAs forming Ni-InGaAs material, the investigation of band 
alignment at Ni-InGaAs/InGaAs interface, and the characterization of material as 
well as electrical properties of Ni-InGaAs. The results in this Chapter provide 
useful information for assessing the suitability of Ni-InGaAs to be used as S/D 
material for InGaAs transistors. In addition, the study in this Chapter indicates 
that Ni-InGaAs has better electrical property and uniformity than CoInGaAs. 
 
6.2.3 N-Channel InGaAs Field-Effect Transistors on Germanium-on-Insulator 
Substrates with Self-Aligned Ni-InGaAs Source/Drain 
In Chapter 4, InGaAs n-MOSFET with self-aligned Ni-InGaAs 
metallization is realized [164]. It was first demonstrated on InGaAs-on-InP 
substrate. Ni-InGaAs self-aligned contact technology was later employed in the 
integration of In0.7Ga0.3As channel MOSFETs on GeOI on Si substrate. The 
performance of In0.7Ga0.3As channel MOSFETs on GeOI on Si substrate 
compares very well with the state of the art InGaAs transistors. The results in this 
Chapter indicate that the integration of InGaAs-on-GeOI on Si substrate is 
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promising, paving the way for co-integrating InGaAs n-MOSFET and Ge-based 
p-MOSFET on a common platform. In addition, the thermal stability and specific 
contact resistivity of Ni-InGaAs film is improved with Pt incorporation in the film. 
This suggests that Ni(Pt) can be a suitable metal for self-aligned S/D metallization 
not only for Ge and Si, but also for InGaAs.  
 
6.2.4 Process Development for InGaAs-based Transistor and Laser Integration 
on GeOI on Si Substrates 
In Chapter 5, several key works to address various challenges for co-
integrating InGaAs-based transistors and lasers on common GeOI on Si substrate 
are presented. These include designing the layer structure of the substrate for 
transistor-laser integration, establishing the device layout structure, fabricating 
InGaAs n-MOSFETs on the grown substrate, and characterizing the electrical 
output of the fabricated transistors. The fabricated InGaAs n-MOSFETs exhibit 
good transfer characteristics with on-state current higher than threshold current 
required by the laser diodes designed in this work. The works in this Chapter 
enable realization of InGaAs-based transistors and lasers at the intra-chip level. 
 
6.3 Future Directions 
This thesis has presented promising preliminary results for solving several 
key challenges of InGaAs n-MOSFETs for future logic applications. However, it 
also opens up issues for further improvement. 
137 
 
Although InGaAs n-MOSFETs with self-aligned silicide-like metallization 
have been successfully demonstrated in Chapter 2 to 4, contact resistance of the 
metallic S/D material contributes a significant portion to the total series resistance 
of the transistors. Future works should focus on the contact resistance reduction. 
One way to do so is to form highly n
+
-doped layer in between Ni-InGaAs layer 
and InGaAs channel layer. Technique such as dopant segregation [166]-[169] 
which has been very well-studied in Si and Ge contact technology can be 
explored for forming the highly n
+
-doped layer. This technique can be used to 
dope InGaAs at the Ni-InGaAs/InGaAs interface. Another way to form highly n
+
-
doped layer is by using in-situ doping technique [170],[39]. This will allow 




[38]) that can be obtained using the conventional Si implant. Monolayer doping 
(MLD) technique can also be considered for the formation of highly n
+
-doped S/D 
[171]-[172]. These proposed techniques are suitable for scaled planar and non-
planar transistor. Another aspect for future work is thermal stability study of Ni-
InGaAs contact material on InGaAs. This is also an important topic to explore as 
good contact material should be able to withstand any elevated temperature steps 
in the back-end process.  
In Chapter 4 and 5, InGaAs n-MOSFETs were successfully integrated on 
GeOI on Si substrate by employing graded-buffer growth approach for the growth 
of the III-V layers. Several key works towards realizing InGaAs-based transistor 
and laser co-integration on a common substrate were presented. The success of 
this realization will potentially eliminate limitations associated with the scaling of 
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metal interconnect. Nevertheless, further work to reduce the epilayer thickness is 
required for the adoption of InGaAs MOSFETs in future technology node in a 
cost-effective way. At the same time, the defect density in the thin III-V layers 
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